Projects for the ECPiX-5 - a ECP5 FPGA board.
☆14Jul 5, 2020Updated 6 years ago
Alternatives and similar repositories for ecpix-5
Users that are interested in ecpix-5 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Information on cores available on the Ulx3s ECP5 FPGA board☆14May 1, 2020Updated 6 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆26Mar 3, 2022Updated 4 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28May 16, 2023Updated 3 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆31May 10, 2020Updated 6 years ago
- Block probes for Icestudio => Sigrok integration (with Pulseview GUI)☆32Jul 7, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- a collection of tools made while messing with the Colorlight 5A-75B V7.0 and some notes using ECP5 with Yosys☆23Oct 20, 2023Updated 2 years ago
- BloodCell-Detector-Yolo is a YOLOv5 implementation tailored to detect Red Blood Cells (RBC), White Blood Cells (WBC), and Platelets from …☆19Jan 23, 2025Updated last year
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- Current-fed dual inductor converter with wide input and output voltage range☆21Mar 29, 2019Updated 7 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆36Jan 17, 2026Updated 8 months ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 5 years ago
- SNES for MiSTer☆16Sep 5, 2025Updated last year
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 6 years ago
- USB2Sniffer: High Speed USB 2.0 capture (for LambdaConcept USB2Sniffer hardware)☆59Jun 6, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- pcie datalink layer implementation in verilog/systemverilog☆18Sep 10, 2026Updated last week
- ☆45Mar 12, 2025Updated last year
- USB serial device (CDC-ACM)☆49Jun 28, 2020Updated 6 years ago
- PCIe stack written in Amaranth.☆18Apr 27, 2026Updated 4 months ago
- VHDL simulation model for PADAUK PDK microcontrollers☆22May 20, 2020Updated 6 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- Firmware of the MPPT Solar Charger Rev E (PIC18F47J53) with USB HID/MSD composite device☆24Oct 7, 2018Updated 7 years ago
- The PS-FPGA project (top level)☆28May 12, 2021Updated 5 years ago
- Lattice ECP5 variant of SD2SNES☆20Feb 18, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- CRUVI Standard Specifications☆21May 6, 2024Updated 2 years ago
- A curated list of Open Source PMOD boards☆44Jan 3, 2020Updated 6 years ago
- ☆14Oct 11, 2024Updated last year
- Open-source ECP5 toolchain, including synthesis, place-and-route, and Risc-V GCC☆67Nov 15, 2019Updated 6 years ago
- ☆60Jul 22, 2022Updated 4 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 6 years ago
- Smol 2-stage RISC-V processor in nMigen☆27May 6, 2021Updated 5 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆28Sep 2, 2019Updated 7 years ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆21Jul 28, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- ESP32 Remote JTAG Host for programming FPGAs☆29Sep 28, 2020Updated 5 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- WCH CH569 SerDes Reverse Engineering☆30Aug 13, 2022Updated 4 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Dec 6, 2021Updated 4 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- STM32 Hiperface Encoder circuit and software☆11Nov 14, 2023Updated 2 years ago