ultraembedded / ecpix-5Links
Projects for the ECPiX-5 - a ECP5 FPGA board.
☆14Updated 5 years ago
Alternatives and similar repositories for ecpix-5
Users that are interested in ecpix-5 are comparing it to the libraries listed below
Sorting:
- Simplified environment for litex☆14Updated 4 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated 2 years ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- Use ECP5 JTAG port to interact with user design☆31Updated 3 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- verilog core for ws2812 leds☆33Updated 3 years ago
- CRUVI Standard Specifications☆19Updated last year
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 6 months ago
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- Yet Another Debug Transport☆22Updated 3 years ago
- ☆26Updated 5 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- ☆16Updated 3 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆23Updated this week
- My pergola FPGA projects☆30Updated 4 years ago
- A low cost FPGA development board based on Lattice iCE40UP5k and Raspberry Pi RP2040.☆45Updated 2 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆19Updated last year
- ☆12Updated 4 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Updated last year
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 5 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- WCH CH569 SerDes Reverse Engineering☆26Updated 2 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 2 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Open source hardware down to the chip level!☆30Updated 3 years ago
- Open source Logic Analyzer based on LiteX SoC☆26Updated 3 months ago