ucb-bar / sha3Links
☆80Updated last year
Alternatives and similar repositories for sha3
Users that are interested in sha3 are comparing it to the libraries listed below
Sorting:
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆63Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- A dynamic verification library for Chisel.☆156Updated 11 months ago
- Chisel Learning Journey☆110Updated 2 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- Chisel components for FPGA projects☆127Updated 2 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆108Updated 5 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆36Updated 6 years ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- An Open-Source Design and Verification Environment for RISC-V☆84Updated 4 years ago
- Wrapper for Rocket-Chip on FPGAs☆137Updated 3 years ago
- ☆20Updated 5 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆59Updated 2 years ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- Public release☆56Updated 6 years ago
- ☆86Updated 4 months ago
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- The Task Parallel System Composer (TaPaSCo)☆110Updated 5 months ago
- CVA6 SDK containing RISC-V tools and Buildroot☆74Updated last week