ucb-bar / sha3Links
☆81Updated last year
Alternatives and similar repositories for sha3
Users that are interested in sha3 are comparing it to the libraries listed below
Sorting:
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆62Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Chisel Learning Journey☆109Updated 2 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- A dynamic verification library for Chisel.☆154Updated 9 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- ☆20Updated 5 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆104Updated 3 months ago
- Wrapper for Rocket-Chip on FPGAs☆136Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuits☆121Updated 2 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- Public release☆57Updated 5 years ago
- A prototype GUI for chisel-development☆52Updated 5 years ago
- Chisel components for FPGA projects☆126Updated last year
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- Pure digital components of a UCIe controller☆67Updated last month
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆174Updated last month
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- The OpenPiton Platform☆29Updated 2 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆60Updated last week
- ☆33Updated 5 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- Advanced Architecture Labs with CVA6☆66Updated last year
- Comment on the rocket-chip source code☆180Updated 6 years ago