ucb-bar / sha3Links
☆80Updated last year
Alternatives and similar repositories for sha3
Users that are interested in sha3 are comparing it to the libraries listed below
Sorting:
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆63Updated 2 years ago
- Chisel Learning Journey☆110Updated 2 years ago
- A dynamic verification library for Chisel.☆155Updated 10 months ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆106Updated 4 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated last month
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- Wrapper for Rocket-Chip on FPGAs☆137Updated 3 years ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- ☆20Updated 5 years ago
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆36Updated 5 years ago
- Chisel components for FPGA projects☆126Updated 2 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- The OpenPiton Platform☆28Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- A Chisel RTL generator for network-on-chip interconnects☆211Updated last month
- Chisel implementation of AES☆23Updated 5 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 4 months ago
- ☆33Updated 6 months ago
- Pure digital components of a UCIe controller☆71Updated 3 weeks ago
- CVA6 SDK containing RISC-V tools and Buildroot☆74Updated 3 months ago
- Provides dot visualizations of chisel/firrtl circuits☆121Updated 2 years ago