ucb-bar / sha3
☆77Updated 11 months ago
Alternatives and similar repositories for sha3:
Users that are interested in sha3 are comparing it to the libraries listed below
- ☆77Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆149Updated last year
- CVA6 SDK containing RISC-V tools and Buildroot☆61Updated 7 months ago
- A dynamic verification library for Chisel.☆145Updated 3 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆99Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆85Updated 10 months ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆58Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆60Updated 5 months ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- (System)Verilog to Chisel translator☆111Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆166Updated 6 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆64Updated 2 weeks ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆53Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆118Updated this week
- ☆82Updated this week
- Wrapper for Rocket-Chip on FPGAs☆129Updated 2 years ago
- ☆86Updated last year
- Chisel Learning Journey☆108Updated last year
- An Open-Source Design and Verification Environment for RISC-V☆78Updated 3 years ago
- Provides various testers for chisel users☆101Updated 2 years ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated last week
- Pure digital components of a UCIe controller☆53Updated this week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 8 months ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆52Updated 4 years ago
- Basic floating-point components for RISC-V processors☆64Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuits☆120Updated last year
- For contributions of Chisel IP to the chisel community.☆59Updated 3 months ago
- Advanced Architecture Labs with CVA6☆54Updated last year