ucb-bar / sha3Links
☆81Updated last year
Alternatives and similar repositories for sha3
Users that are interested in sha3 are comparing it to the libraries listed below
Sorting:
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Pure digital components of a UCIe controller☆63Updated this week
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆35Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- Wrapper for Rocket-Chip on FPGAs☆134Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 months ago
- Chisel Learning Journey☆109Updated 2 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆94Updated 2 weeks ago
- ☆33Updated 2 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆174Updated 3 weeks ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆55Updated last month
- (System)Verilog to Chisel translator☆114Updated 3 years ago
- Advanced Architecture Labs with CVA6☆61Updated last year
- chipyard in mill :P☆78Updated last year
- Open source high performance IEEE-754 floating unit☆72Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆119Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- upstream: https://github.com/RALC88/gem5☆31Updated 2 years ago