ucb-bar / sha3Links
☆81Updated last year
Alternatives and similar repositories for sha3
Users that are interested in sha3 are comparing it to the libraries listed below
Sorting:
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated last month
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆95Updated last month
- A dynamic verification library for Chisel.☆151Updated 7 months ago
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆36Updated 5 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Chisel Learning Journey☆109Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆66Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆175Updated last month
- (System)Verilog to Chisel translator☆115Updated 3 years ago
- Pure digital components of a UCIe controller☆63Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆84Updated this week
- Open source high performance IEEE-754 floating unit☆75Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆119Updated 2 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 11 months ago
- Wrapper for Rocket-Chip on FPGAs☆134Updated 2 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆62Updated 2 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 3 months ago
- ☆96Updated last year
- Generic Register Interface (contains various adapters)☆121Updated last week
- RISC-V Torture Test☆196Updated 11 months ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year
- The multi-core cluster of a PULP system.☆101Updated this week
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆13Updated 4 months ago