meton-robean / Vector_MulAdd_AcceleratorLinks
vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器
☆53Updated 5 years ago
Alternatives and similar repositories for Vector_MulAdd_Accelerator
Users that are interested in Vector_MulAdd_Accelerator are comparing it to the libraries listed below
Sorting:
- ☆22Updated 4 years ago
- RocketChip RoCC Accelerator template (Risc-V, Chisel )(加速器开发项目框架)☆15Updated 5 years ago
- Spike with a coherence supported cache model☆13Updated 11 months ago
- ☆33Updated 3 months ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆62Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated this week
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- 通过issue和README来记录日常学习研究笔记 关注 机器学习系统,深度学习, LLVM,性能剖视, Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …☆77Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Updated 3 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- Advanced Architecture Labs with CVA6☆62Updated last year
- RISC-V Matrix Specification☆22Updated 6 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆33Updated last week
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆102Updated 2 years ago
- upstream: https://github.com/RALC88/gem5☆31Updated 2 years ago
- ☆31Updated 2 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆66Updated 3 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 2 weeks ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- ☆50Updated 6 years ago
- ☆91Updated last year