meton-robean / Vector_MulAdd_AcceleratorLinks
vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器
☆53Updated 5 years ago
Alternatives and similar repositories for Vector_MulAdd_Accelerator
Users that are interested in Vector_MulAdd_Accelerator are comparing it to the libraries listed below
Sorting:
- ☆21Updated 4 years ago
- ☆33Updated 2 months ago
- RocketChip RoCC Accelerator template (Risc-V, Chisel )(加速器开发项目框架)☆15Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Pure digital components of a UCIe controller☆63Updated this week
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆55Updated 3 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated 2 weeks ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- Spike with a coherence supported cache model☆13Updated 10 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- ☆35Updated 4 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- ☆30Updated 2 months ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago
- ☆66Updated 3 years ago
- Advanced Architecture Labs with CVA6☆61Updated last year
- upstream: https://github.com/RALC88/gem5☆31Updated 2 years ago
- ☆91Updated last year
- ☆49Updated 6 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆43Updated 8 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆36Updated 5 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- ☆28Updated last week
- ☆81Updated last year