meton-robean / Vector_MulAdd_AcceleratorLinks
vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器
☆54Updated 5 years ago
Alternatives and similar repositories for Vector_MulAdd_Accelerator
Users that are interested in Vector_MulAdd_Accelerator are comparing it to the libraries listed below
Sorting:
- RocketChip RoCC Accelerator template (Risc-V, Chisel )(加速器开发项目框架)☆15Updated 6 years ago
- ☆22Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 3 weeks ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- ☆36Updated 4 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆41Updated 4 months ago
- cycle accurate Network-on-Chip Simulator☆31Updated 2 years ago
- ☆33Updated 7 months ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- ☆80Updated last year
- Pure digital components of a UCIe controller☆74Updated 2 weeks ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 4 years ago
- Learn NVDLA by SOMNIA☆43Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆63Updated 2 years ago
- 通过issue和README来记录日常学习研究笔记 关注 机器学习系统，深度学习， LLVM，性能剖视， Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …☆77Updated 5 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- ☆101Updated last year
- FSA: Fusing FlashAttention within a Single Systolic Array☆54Updated 2 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 8 months ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆53Updated 8 years ago
- ☆56Updated 6 years ago
- ☆53Updated 6 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆109Updated 2 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 4 months ago