meton-robean / Vector_MulAdd_AcceleratorLinks
vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器
☆54Updated 5 years ago
Alternatives and similar repositories for Vector_MulAdd_Accelerator
Users that are interested in Vector_MulAdd_Accelerator are comparing it to the libraries listed below
Sorting:
- RocketChip RoCC Accelerator template (Risc-V, Chisel )(加速器开发项目框架)☆15Updated 6 years ago
- ☆22Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- ☆35Updated 6 months ago
- ☆80Updated last year
- ☆33Updated 6 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆39Updated 3 months ago
- ☆54Updated 6 years ago
- Pure digital components of a UCIe controller☆71Updated 3 weeks ago
- A DSL for Systolic Arrays☆81Updated 6 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆63Updated 2 years ago
- Learn NVDLA by SOMNIA☆43Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated last week
- Advanced Architecture Labs with CVA6☆68Updated last year
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- The official NaplesPU hardware code repository☆18Updated 6 years ago
- RISC-V Matrix Specification☆22Updated 10 months ago
- ☆36Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 4 years ago
- cycle accurate Network-on-Chip Simulator☆30Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 7 months ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆201Updated 5 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆43Updated 9 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆52Updated 8 years ago
- ☆49Updated 5 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆59Updated last year
- ☆66Updated 3 years ago