vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器
☆53Apr 6, 2020Updated 5 years ago
Alternatives and similar repositories for Vector_MulAdd_Accelerator
Users that are interested in Vector_MulAdd_Accelerator are comparing it to the libraries listed below
Sorting:
- RocketChip RoCC Accelerator template (Risc-V, Chisel )(加速器开发项目框架)☆15Sep 5, 2019Updated 6 years ago
- ☆22Oct 24, 2020Updated 5 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 5 years ago
- 通过issue和README来记录日常学习研究笔记 关注 机器学习系统，深度学习， LLVM，性能剖视， Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …☆78May 24, 2020Updated 5 years ago
- ☆37Nov 11, 2018Updated 7 years ago
- ☆80Feb 27, 2024Updated 2 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)☆11Dec 16, 2019Updated 6 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Jan 23, 2020Updated 6 years ago
- Floating point modules for CHISEL☆32Nov 2, 2014Updated 11 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Feb 27, 2025Updated last year
- eyeriss-chisel3☆40May 2, 2022Updated 3 years ago
- Tests for example Rocket Custom Coprocessors☆75Feb 19, 2020Updated 6 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆62Jun 27, 2025Updated 8 months ago
- ☆10Oct 8, 2021Updated 4 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- ☆10Sep 14, 2023Updated 2 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Nov 13, 2020Updated 5 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆207Jun 25, 2020Updated 5 years ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 7 years ago
- Wrapper for Rocket-Chip on FPGAs☆137Oct 5, 2022Updated 3 years ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- Chisel module for performing Multi-Scalar Multiplication☆13Mar 25, 2022Updated 3 years ago
- AES☆15Oct 4, 2022Updated 3 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Nov 27, 2022Updated 3 years ago
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆48Dec 28, 2025Updated 2 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆162Jan 25, 2024Updated 2 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆20May 4, 2017Updated 8 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- Support for Rocket Chip on Zynq FPGAs☆415Jan 29, 2019Updated 7 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆21Dec 10, 2018Updated 7 years ago
- ☆36Apr 20, 2021Updated 4 years ago
- ☆43Mar 31, 2025Updated 11 months ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆235Dec 22, 2025Updated 2 months ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55May 30, 2017Updated 8 years ago