freecores / sha3Links
SHA3 (KECCAK)
☆19Updated 10 years ago
Alternatives and similar repositories for sha3
Users that are interested in sha3 are comparing it to the libraries listed below
Sorting:
- ☆13Updated 10 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 10 months ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- RISC-V soft-core PEs for TaPaSCo☆19Updated 11 months ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- Pipelined FFT/IFFT 64 points processor☆12Updated 10 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 7 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆38Updated last year
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 2 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆23Updated 6 months ago
- A Verilog implementation of a processor cache.☆25Updated 7 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆27Updated 3 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Various low power labs using sky130☆12Updated 3 years ago
- ☆28Updated 4 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 6 months ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆19Updated 9 months ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Updated 5 years ago
- SoC Based on ARM Cortex-M3☆32Updated 3 weeks ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago