SHA3 (KECCAK)
☆20Jul 17, 2014Updated 12 years ago
Alternatives and similar repositories for sha3
Users that are interested in sha3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Nov 22, 2019Updated 6 years ago
- ☆13Apr 24, 2015Updated 11 years ago
- ☆81Feb 27, 2024Updated 2 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆26Feb 20, 2024Updated 2 years ago
- Golang package for PCI Express data transfers☆13Apr 24, 2018Updated 8 years ago
- ☆72Mar 2, 2021Updated 5 years ago
- DMA Hardware Description with Verilog☆20Dec 20, 2019Updated 6 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).☆11Jan 13, 2021Updated 5 years ago
- UVM☆14Mar 16, 2020Updated 6 years ago
- ☆29Feb 8, 2022Updated 4 years ago
- PS2 interface☆18Dec 4, 2017Updated 8 years ago
- ☆13Nov 9, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- opensource crypto IP core☆30Nov 20, 2020Updated 5 years ago
- This is an ERC20 implementation that prevents sandwich attacks (MEV) by implementing a 3 minute cooldown on all buys/transfers. There is …☆11May 21, 2022Updated 4 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆19Feb 20, 2019Updated 7 years ago
- Single-source shortest paths accelerated with AWS F1 FPGA☆14May 2, 2018Updated 8 years ago
- 4096bit RSA project, with verilog code, python test code, etc☆47Oct 8, 2019Updated 6 years ago
- Adversarial driving simulator for testing safety validation algorithms☆15Jun 13, 2021Updated 5 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- Achieve RSA4096 with C language☆15Oct 9, 2018Updated 7 years ago
- Generic AXI master stub☆20Jul 17, 2014Updated 12 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 🔊 📈 MSGEQ7 based AudioSpectrum Visualizer for ESP32 and TFT☆12Mar 10, 2020Updated 6 years ago
- DSP by FPGA☆15Sep 12, 2023Updated 2 years ago
- ☆13Jun 9, 2022Updated 4 years ago
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 7 years ago
- practice configure AHB-Lite bus protocol☆20Mar 11, 2019Updated 7 years ago
- C++ Channels & WaitGroup inspired by the Go Programming Language☆19Jul 6, 2020Updated 6 years ago
- Repository for the current status of the LESS submission☆12Jul 15, 2026Updated 2 weeks ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆18Dec 23, 2020Updated 5 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆43Dec 1, 2019Updated 6 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Hacker's bash Twitch chatbot script. Allow twitch bot creation entierly written in pure BASH.☆15Jan 20, 2021Updated 5 years ago
- FPGA implementation of an ADAT receiver/transmitter using amaranth HDL☆13Sep 17, 2024Updated last year
- FIPS 202 compliant SHA-3 core in Verilog☆24Oct 8, 2020Updated 5 years ago
- ☆16Apr 25, 2022Updated 4 years ago
- Byte-oriented AES-256 in CTR mode☆25Jul 18, 2022Updated 4 years ago
- UART To SPI☆19Jul 17, 2014Updated 12 years ago
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆29Mar 21, 2022Updated 4 years ago