ucb-bar / midas-examples
Simple MIDAS Examples
☆10Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for midas-examples
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- ☆13Updated 3 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated last year
- A DMA Controller for RISCV CPUs☆14Updated 9 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆52Updated 4 years ago
- An example of on-boarding a PIO block in with duh and wake☆12Updated 4 years ago
- Useful utilities for BAR projects☆30Updated 10 months ago
- A coverage library for Chisel designs☆11Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated last year
- Advanced Debug Interface☆12Updated last year
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆28Updated 4 months ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆14Updated 5 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆26Updated 5 years ago
- ☆9Updated 3 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- ☆42Updated 3 years ago
- ☆21Updated 7 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆25Updated 4 years ago
- The specification for the FIRRTL language☆46Updated this week
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Updated 8 years ago
- For contributions of Chisel IP to the chisel community.☆56Updated 2 weeks ago
- ☆40Updated 5 months ago
- The home of the Chisel3 website☆20Updated 6 months ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆49Updated 4 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆13Updated 5 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆19Updated this week
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆27Updated this week
- A Rocket-based RISC-V superscalar in-order core☆28Updated 3 weeks ago
- Original RISC-V 1.0 implementation. Not supported.☆40Updated 6 years ago