ucb-bar / midas-examplesLinks
Simple MIDAS Examples
☆12Updated 6 years ago
Alternatives and similar repositories for midas-examples
Users that are interested in midas-examples are comparing it to the libraries listed below
Sorting:
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- ☆14Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Useful utilities for BAR projects☆32Updated last year
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Advanced Debug Interface☆15Updated 5 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Updated last year
- A DMA Controller for RISCV CPUs☆14Updated 9 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- Chisel Things for OFDM☆32Updated 5 years ago
- ☆109Updated 6 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- A coverage library for Chisel designs☆11Updated 5 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Updated 6 years ago
- ☆47Updated 2 months ago
- The home of the Chisel3 website☆20Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 3 weeks ago
- For contributions of Chisel IP to the chisel community.☆64Updated 8 months ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated 10 months ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Updated 9 years ago
- A prototype GUI for chisel-development☆52Updated 5 years ago
- Mirror of tachyon-da cvc Verilog simulator☆47Updated last year
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆21Updated 4 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 5 years ago
- An instruction set simulator based on DBT-RISE implementing the RISC-V ISA☆35Updated this week
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- ☆23Updated 7 years ago
- ☆24Updated 5 years ago