ucb-bar / midas-examplesLinks
Simple MIDAS Examples
☆12Updated 7 years ago
Alternatives and similar repositories for midas-examples
Users that are interested in midas-examples are comparing it to the libraries listed below
Sorting:
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Updated 7 years ago
- ☆22Updated 5 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 5 years ago
- ☆13Updated 4 years ago
- ☆82Updated last year
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- A prototype GUI for chisel-development☆51Updated 5 years ago
- The home of the Chisel3 website☆21Updated last year
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆32Updated 4 years ago
- A vector processor implemented in Chisel☆21Updated 11 years ago
- ☆33Updated 10 months ago
- Generic AXI interconnect fabric☆13Updated 11 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- Chisel Things for OFDM☆32Updated 5 years ago
- ☆20Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Updated 4 years ago
- A Heterogeneous GPU Platform for Chipyard SoC☆42Updated last week
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 6 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 4 months ago
- Chisel components for FPGA projects☆128Updated 2 years ago
- Floating point modules for CHISEL☆32Updated 11 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated last year
- A parallel and distributed simulator for thousand-core chips☆27Updated 7 years ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- Chisel Learning Journey☆111Updated 2 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆21Updated 5 years ago
- The 'missing header' for Chisel☆22Updated 10 months ago