ucb-bar / midas-examplesLinks
Simple MIDAS Examples
☆12Updated 6 years ago
Alternatives and similar repositories for midas-examples
Users that are interested in midas-examples are comparing it to the libraries listed below
Sorting:
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- ☆14Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Useful utilities for BAR projects☆31Updated last year
- A DMA Controller for RISCV CPUs☆14Updated 9 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- Advanced Debug Interface☆15Updated 5 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Updated last year
- ☆22Updated 4 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 5 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Updated 8 years ago
- ☆33Updated 3 months ago
- The 'missing header' for Chisel☆20Updated 3 months ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- A libgloss replacement for RISC-V that supports HTIF☆38Updated last year
- ☆23Updated 7 years ago
- A coverage library for Chisel designs☆11Updated 5 years ago
- ZC RISCV CORE☆13Updated 5 years ago
- ☆47Updated last month
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated this week
- Consistency checker for memory subsystem traces☆22Updated 8 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Updated 6 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆21Updated 4 years ago
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Updated 6 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆47Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆62Updated 7 months ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago