ucb-bar / midas-examples
Simple MIDAS Examples
☆11Updated 6 years ago
Alternatives and similar repositories for midas-examples:
Users that are interested in midas-examples are comparing it to the libraries listed below
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- ☆13Updated 3 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- Useful utilities for BAR projects☆30Updated last year
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆52Updated 4 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated last year
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆26Updated 5 years ago
- ☆43Updated 3 weeks ago
- An example of on-boarding a PIO block in with duh and wake☆12Updated 4 years ago
- The home of the Chisel3 website☆20Updated 7 months ago
- ☆21Updated 4 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆15Updated 5 years ago
- ☆9Updated 3 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Updated 8 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆28Updated 6 months ago
- A DMA Controller for RISCV CPUs☆14Updated 9 years ago
- A Rocket-based RISC-V superscalar in-order core☆29Updated 2 months ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆18Updated 4 years ago
- A coverage library for Chisel designs☆11Updated 4 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- ☆42Updated 3 years ago
- A prototype GUI for chisel-development☆52Updated 4 years ago
- ☆77Updated 2 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆38Updated last month
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆20Updated this week
- Documentation for the BOOM processor☆47Updated 7 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆51Updated 4 years ago
- Advanced Debug Interface☆12Updated last year
- A parallel and distributed simulator for thousand-core chips☆22Updated 6 years ago