ucb-bar / midas-examples
Simple MIDAS Examples
☆12Updated 6 years ago
Alternatives and similar repositories for midas-examples:
Users that are interested in midas-examples are comparing it to the libraries listed below
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- ☆14Updated 4 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆55Updated 4 years ago
- Useful utilities for BAR projects☆31Updated last year
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago
- A DMA Controller for RISCV CPUs☆14Updated 9 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated this week
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- Advanced Debug Interface☆14Updated 3 months ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Updated 6 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- ☆33Updated last month
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆29Updated 4 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆19Updated 4 years ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆52Updated 5 years ago
- ☆21Updated 4 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- The home of the Chisel3 website☆20Updated 11 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated last week
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- The 'missing header' for Chisel☆20Updated last month
- An infrastructure for integrated EDA☆39Updated last year
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- Consistency checker for memory subsystem traces☆19Updated 8 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆36Updated this week
- A coverage library for Chisel designs☆11Updated 5 years ago
- ☆46Updated this week