chick / visualizerLinks
Provides dot visualizations of chisel/firrtl circuites
☆13Updated 6 years ago
Alternatives and similar repositories for visualizer
Users that are interested in visualizer are comparing it to the libraries listed below
Sorting:
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 months ago
- ☆20Updated 5 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- ☆12Updated 4 years ago
- The RTL source for AnyCore RISC-V☆33Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- A vector processor implemented in Chisel☆21Updated 11 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated last week
- Advanced Debug Interface☆14Updated 11 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Updated 2 years ago
- Intel Compiler for SystemC☆26Updated 2 years ago
- A Heterogeneous GPU Platform for Chipyard SoC☆40Updated 2 weeks ago
- A configurable SRAM generator☆56Updated 4 months ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 3 years ago
- A prototype GUI for chisel-development☆51Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- Fluid Pipelines☆11Updated 7 years ago
- Open source RTL simulation acceleration on commodity hardware☆33Updated 2 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 6 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆47Updated last week
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last month
- BFM Tester for Chisel HDL☆14Updated 4 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Updated 4 years ago
- A Rocket-based RISC-V superscalar in-order core☆36Updated 2 months ago
- Chisel Things for OFDM☆32Updated 5 years ago
- ☆20Updated last month