Provides dot visualizations of chisel/firrtl circuites
☆13Mar 12, 2019Updated 7 years ago
Alternatives and similar repositories for visualizer
Users that are interested in visualizer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A fault-injection framework using Chisel and FIRRTL☆39Sep 17, 2025Updated last year
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- e300 and u500 devkits☆10Nov 15, 2020Updated 5 years ago
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 11 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 6 years ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated last year
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- Chisel Things for OFDM☆33Jul 1, 2020Updated 6 years ago
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- ☆20Feb 9, 2020Updated 6 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆86Jun 1, 2022Updated 4 years ago
- 10-stage out-of-order RV64IMAFDC CPU☆11Oct 14, 2026Updated 2 weeks ago
- The source code that empowers OpenROAD Cloud☆15Jun 29, 2020Updated 6 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 11 years ago
- MIDAS Public Release☆11Nov 27, 2018Updated 7 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated last month
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆17Feb 22, 2019Updated 7 years ago
- ☆12Feb 16, 2019Updated 7 years ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Mar 2, 2023Updated 3 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆36Sep 30, 2020Updated 6 years ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆32Sep 17, 2025Updated last year
- A tiny POWER Open ISA soft processor written in Chisel☆117Feb 13, 2023Updated 3 years ago
- ☆111Oct 19, 2018Updated 8 years ago
- Models of finite automata (DFA, NFA) with support of common operations and easily readable creation of objects☆14Feb 4, 2019Updated 7 years ago
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- RISC-V GPGPU☆40Mar 6, 2020Updated 6 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆66Jun 27, 2025Updated last year
- Original RISC-V 1.0 implementation. Not supported.☆44Oct 4, 2018Updated 8 years ago
- Chisel module for performing Multi-Scalar Multiplication☆13Mar 25, 2022Updated 4 years ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- Matrix Multiply and Accumulate unit written in System Verilog☆15Feb 7, 2019Updated 7 years ago
- ☆20Mar 1, 2021Updated 5 years ago