chick / visualizer
Provides dot visualizations of chisel/firrtl circuites
☆11Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for visualizer
- ☆20Updated 4 years ago
- BFM Tester for Chisel HDL☆14Updated 2 years ago
- ☆11Updated 3 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆23Updated 4 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- Fluid Pipelines☆11Updated 6 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- A vector processor implemented in Chisel☆21Updated 10 years ago
- The RTL source for AnyCore RISC-V☆30Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated last year
- ☆23Updated 3 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 5 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Updated 3 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆13Updated 5 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆11Updated 5 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Chisel implementation of AES☆23Updated 4 years ago
- Open source RTL simulation acceleration on commodity hardware☆22Updated last year
- YosysHQ SVA AXI Properties☆33Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- Chisel Things for OFDM☆30Updated 4 years ago
- ☆16Updated 4 months ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆31Updated 4 months ago
- For contributions of Chisel IP to the chisel community.☆56Updated 2 weeks ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆19Updated this week
- Wake build descriptions of hardware generators☆12Updated 3 years ago
- Intel Compiler for SystemC☆23Updated last year