riscv-boom / fpga-zynqLinks
Support for Rocket Chip on Zynq FPGAs
☆40Updated 6 years ago
Alternatives and similar repositories for fpga-zynq
Users that are interested in fpga-zynq are comparing it to the libraries listed below
Sorting:
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆63Updated 2 years ago
- ☆88Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Comment on the rocket-chip source code☆179Updated 7 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆74Updated last week
- ☆80Updated last year
- QEMU libsystemctlm-soc co-simulation demos.☆154Updated 5 months ago
- SystemC/TLM-2.0 Co-simulation framework☆256Updated 5 months ago
- Chisel Learning Journey☆110Updated 2 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆55Updated 4 years ago
- Documentation for RISC-V Spike☆106Updated 7 years ago
- ☆190Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆36Updated 6 years ago
- A template for building new projects/platforms using the BOOM core.☆24Updated 6 years ago
- Wrapper for Rocket-Chip on FPGAs☆137Updated 3 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- ☆96Updated 2 months ago
- The Task Parallel System Composer (TaPaSCo)☆110Updated 5 months ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆121Updated this week
- A modeling library with virtual components for SystemC and TLM simulators☆169Updated last week
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆217Updated 5 years ago
- RiVEC Bencmark Suite☆123Updated 10 months ago