lowRISC / fpga-zynqLinks
☆12Updated 10 years ago
Alternatives and similar repositories for fpga-zynq
Users that are interested in fpga-zynq are comparing it to the libraries listed below
Sorting:
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- Yet Another RISC-V Implementation☆94Updated 9 months ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 8 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆56Updated 5 years ago
- RISC-V Frontend Server☆63Updated 6 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- Demo SoC for SiliconCompiler.☆59Updated last month
- a playground for xilinx zynq fpga experiments☆49Updated 6 years ago
- ☆63Updated 6 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- Platform Level Interrupt Controller☆41Updated last year
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- ☆32Updated 7 years ago
- The OpenRISC 1000 architectural simulator☆76Updated 2 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Python tools for Vivado Projects☆73Updated 6 years ago
- ☆47Updated last month
- CMod-S6 SoC☆42Updated 7 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 6 years ago
- DyRACT Open Source Repository☆16Updated 9 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆101Updated 6 years ago
- RISC-V compliant Timer IP☆12Updated last year