ucb-bar / gemmini-rocc-tests
Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator
☆52Updated 2 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for gemmini-rocc-tests
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆63Updated 5 years ago
- ☆51Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆59Updated 11 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆113Updated last week
- ☆87Updated 8 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆57Updated 3 months ago
- ☆84Updated 9 months ago
- Next generation CGRA generator☆106Updated this week
- HLS for Networks-on-Chip☆31Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- ☆51Updated 10 months ago
- A DSL for Systolic Arrays☆78Updated 5 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆23Updated 4 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆53Updated last month
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆56Updated last month
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- ☆75Updated 2 years ago
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆71Updated 3 months ago
- ☆33Updated 3 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆116Updated 4 years ago
- DASS HLS Compiler☆27Updated last year
- Project repo for the POSH on-chip network generator☆43Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆79Updated 7 months ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆37Updated 5 years ago