Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator
☆66Jun 27, 2025Updated last year
Alternatives and similar repositories for gemmini-rocc-tests
Users that are interested in gemmini-rocc-tests are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Nov 27, 2022Updated 3 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 6 years ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆93Mar 26, 2023Updated 3 years ago
- ☆14Mar 20, 2025Updated last year
- Berkeley's Spatial Array Generator☆1,543Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A configurable processing element for deep neural network accelerators☆10Sep 22, 2018Updated 8 years ago
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated last year
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated last year
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆213Jun 25, 2020Updated 6 years ago
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- ☆92Oct 20, 2026Updated last week
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Apr 6, 2020Updated 6 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆21Oct 10, 2026Updated 3 weeks ago
- ☆81Feb 27, 2024Updated 2 years ago
- ☆29Oct 20, 2019Updated 7 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 7 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆329Aug 7, 2026Updated 2 months ago
- Floating point modules for CHISEL☆32Nov 2, 2014Updated 12 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Apr 30, 2019Updated 7 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆14Apr 8, 2025Updated last year
- ☆42Oct 26, 2021Updated 5 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 6 years ago
- A DSL for Systolic Arrays☆86Dec 14, 2018Updated 7 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆96Aug 11, 2026Updated 2 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆434Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,442Updated this week
- ☆23Feb 18, 2025Updated last year
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆88Aug 28, 2023Updated 3 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆71Oct 14, 2025Updated last year
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 11 years ago
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated 2 years ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆49Oct 23, 2026Updated last week