Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator
☆65Jun 27, 2025Updated last year
Alternatives and similar repositories for gemmini-rocc-tests
Users that are interested in gemmini-rocc-tests are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Nov 27, 2022Updated 3 years ago
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated last year
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 6 years ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated last year
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆93Mar 26, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- Berkeley's Spatial Array Generator☆1,443Updated this week
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- ☆92Aug 14, 2026Updated 2 weeks ago
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆211Jun 25, 2020Updated 6 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法 累加加速器☆54Apr 6, 2020Updated 6 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 7 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆95Aug 11, 2026Updated 3 weeks ago
- ☆42Oct 26, 2021Updated 4 years ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆21Apr 28, 2026Updated 4 months ago
- A DSL for Systolic Arrays☆85Dec 14, 2018Updated 7 years ago
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 10 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- pulp_soc is the core building component of PULP based SoCs☆85Jul 17, 2026Updated last month
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 3 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆45Apr 7, 2026Updated 4 months ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆22Nov 17, 2024Updated last year
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- ☆81Feb 27, 2024Updated 2 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Aug 9, 2026Updated 3 weeks ago
- Floating point modules for CHISEL☆32Nov 2, 2014Updated 11 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆325Aug 7, 2026Updated 3 weeks ago
- RocketChip RoCC Accelerator template (Risc-V, Chisel )(加速器开发项目框架)☆15Sep 5, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆16Mar 10, 2024Updated 2 years ago
- ☆35Nov 6, 2024Updated last year
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆422Aug 25, 2026Updated last week
- Heterogenous ML accelerator☆23May 5, 2025Updated last year
- ☆390Aug 19, 2026Updated 2 weeks ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆70Oct 14, 2025Updated 10 months ago
- ☆14Apr 8, 2025Updated last year