Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator
☆62Jun 27, 2025Updated 8 months ago
Alternatives and similar repositories for gemmini-rocc-tests
Users that are interested in gemmini-rocc-tests are comparing it to the libraries listed below
Sorting:
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Nov 27, 2022Updated 3 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆162Jan 25, 2024Updated 2 years ago
- Wraps the NVDLA project for Chipyard integration☆22Sep 2, 2025Updated 6 months ago
- ☆29Oct 20, 2019Updated 6 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 5 years ago
- Berkeley's Spatial Array Generator☆1,225Updated this week
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆90Mar 26, 2023Updated 2 years ago
- ☆87Jan 30, 2026Updated last month
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆207Jun 25, 2020Updated 5 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Apr 6, 2020Updated 5 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Jul 26, 2024Updated last year
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated this week
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- ☆22Feb 18, 2025Updated last year
- ASIC Design of the openSPARC Floating Point Unit☆15Mar 13, 2017Updated 8 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 6 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆313Feb 20, 2026Updated last week
- ☆80Feb 27, 2024Updated 2 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Nov 17, 2024Updated last year
- RocketChip RoCC Accelerator template (Risc-V, Chisel )(加速器开发项目框架)☆15Sep 5, 2019Updated 6 years ago
- A DSL for Systolic Arrays☆83Dec 14, 2018Updated 7 years ago
- Clio, ASPLOS'22.☆79Feb 8, 2022Updated 4 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Oct 5, 2017Updated 8 years ago
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago
- ☆24Apr 20, 2024Updated last year
- ☆33Nov 6, 2024Updated last year
- Basic floating-point components for RISC-V processors☆67Dec 4, 2019Updated 6 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated last week
- Heterogenous ML accelerator☆20May 5, 2025Updated 9 months ago
- ☆14Sep 27, 2021Updated 4 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 3 months ago
- ☆367Sep 12, 2025Updated 5 months ago
- ☆20Jan 31, 2026Updated last month
- ☆36Apr 20, 2021Updated 4 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 3 years ago