ucb-bar / gemmini-rocc-testsLinks
Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator
☆60Updated last month
Alternatives and similar repositories for gemmini-rocc-tests
Users that are interested in gemmini-rocc-tests are comparing it to the libraries listed below
Sorting:
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- ☆59Updated this week
- ☆60Updated 3 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆76Updated 6 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆135Updated last month
- ☆92Updated last year
- A DSL for Systolic Arrays☆80Updated 6 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 9 months ago
- Next generation CGRA generator☆112Updated this week
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆166Updated last year
- ☆56Updated 4 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆173Updated this week
- CGRA Compilation Framework☆84Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 5 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- ☆86Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆128Updated 5 years ago
- CGRA framework with vectorization support.☆33Updated this week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆57Updated last month
- An Open-Hardware CGRA for accelerated computation on the edge.☆30Updated 10 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆155Updated 2 years ago
- Public release☆57Updated 5 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year