ucb-bar / gemmini-rocc-tests
Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator
☆54Updated last month
Alternatives and similar repositories for gemmini-rocc-tests:
Users that are interested in gemmini-rocc-tests are comparing it to the libraries listed below
- A DSL for Systolic Arrays☆78Updated 6 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆66Updated 5 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆118Updated last month
- ☆89Updated 11 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆60Updated last year
- ☆33Updated 3 years ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- ☆52Updated this week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆148Updated last year
- HLS for Networks-on-Chip☆33Updated 3 years ago
- ☆53Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆51Updated 4 years ago
- CGRA framework with vectorization support.☆21Updated this week
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆67Updated 3 years ago
- An integrated CGRA design framework☆85Updated 2 months ago
- ☆16Updated 5 years ago
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- ☆39Updated 7 months ago
- An Open-Source Tool for CGRA Accelerators☆58Updated 2 weeks ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆55Updated 3 months ago
- ☆22Updated 2 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆98Updated last year
- Next generation CGRA generator☆108Updated this week
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆84Updated 4 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆117Updated 4 years ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- ☆86Updated 10 months ago