Intensivate / learning-journeyLinks
Chisel Learning Journey
☆109Updated 2 years ago
Alternatives and similar repositories for learning-journey
Users that are interested in learning-journey are comparing it to the libraries listed below
Sorting:
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 3 years ago
- Provides dot visualizations of chisel/firrtl circuits☆119Updated 2 years ago
- Wrapper for Rocket-Chip on FPGAs☆135Updated 2 years ago
- A dynamic verification library for Chisel.☆152Updated 8 months ago
- Chisel components for FPGA projects☆124Updated last year
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- (System)Verilog to Chisel translator☆115Updated 3 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- ☆81Updated last year
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆62Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 2 months ago
- Provides various testers for chisel users☆100Updated 2 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆69Updated 11 months ago
- Comment on the rocket-chip source code☆179Updated 6 years ago
- ☆181Updated last year
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year
- RISC-V Torture Test☆196Updated last year
- CVA6 SDK containing RISC-V tools and Buildroot☆69Updated 2 weeks ago
- Chisel examples and code snippets☆255Updated 2 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆101Updated last month
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆204Updated last month
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆36Updated 5 years ago
- Verilog Configurable Cache☆179Updated 7 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆86Updated last week
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 4 years ago
- Run rocket-chip on FPGA☆68Updated 8 months ago
- Labs to learn SpinalHDL☆149Updated last year
- ☆96Updated last year