Intensivate / learning-journeyLinks
Chisel Learning Journey
☆109Updated 2 years ago
Alternatives and similar repositories for learning-journey
Users that are interested in learning-journey are comparing it to the libraries listed below
Sorting:
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Provides dot visualizations of chisel/firrtl circuits☆120Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- A dynamic verification library for Chisel.☆154Updated 8 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆77Updated 9 years ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆69Updated last year
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- Chisel components for FPGA projects☆126Updated last year
- ☆182Updated last year
- Wrapper for Rocket-Chip on FPGAs☆135Updated 2 years ago
- RISC-V Torture Test☆195Updated last year
- ☆81Updated last year
- Comment on the rocket-chip source code☆180Updated 6 years ago
- Advanced Architecture Labs with CVA6☆65Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆103Updated 2 months ago
- CVA6 SDK containing RISC-V tools and Buildroot☆71Updated last month
- Chisel examples and code snippets☆255Updated 3 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆62Updated 2 years ago
- Unit tests generator for RVV 1.0☆89Updated 2 weeks ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆178Updated 2 months ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated last week
- A prototype GUI for chisel-development☆52Updated 5 years ago
- RISC-V Virtual Prototype☆172Updated 7 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆236Updated last year
- Verilog Configurable Cache☆180Updated 8 months ago
- RISC-V Verification Interface☆99Updated 2 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year