Intensivate / learning-journeyLinks
Chisel Learning Journey
☆109Updated 2 years ago
Alternatives and similar repositories for learning-journey
Users that are interested in learning-journey are comparing it to the libraries listed below
Sorting:
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Provides dot visualizations of chisel/firrtl circuits☆121Updated 2 years ago
- A dynamic verification library for Chisel.☆154Updated 9 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- Chisel components for FPGA projects☆126Updated last year
- Wrapper for Rocket-Chip on FPGAs☆136Updated 2 years ago
- ☆81Updated last year
- Provides various testers for chisel users☆100Updated 2 years ago
- RISC-V Torture Test☆197Updated last year
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆104Updated 3 months ago
- Comment on the rocket-chip source code☆180Updated 6 years ago
- ☆182Updated last year
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆179Updated 3 months ago
- CVA6 SDK containing RISC-V tools and Buildroot☆73Updated last month
- A Chisel RTL generator for network-on-chip interconnects☆207Updated last week
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆62Updated 2 years ago
- Labs to learn SpinalHDL☆150Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- A prototype GUI for chisel-development☆52Updated 5 years ago
- Verilog Configurable Cache☆181Updated 8 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆240Updated last year
- A RISC-V Core (RV32I) written in Chisel HDL☆103Updated 2 weeks ago
- Vector Acceleration IP core for RISC-V*☆183Updated 3 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- Chisel examples and code snippets☆257Updated 3 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated this week
- A basic SpinalHDL project☆88Updated last week