Intensivate / learning-journeyLinks
Chisel Learning Journey
☆109Updated 2 years ago
Alternatives and similar repositories for learning-journey
Users that are interested in learning-journey are comparing it to the libraries listed below
Sorting:
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- Provides dot visualizations of chisel/firrtl circuits☆119Updated 2 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- Wrapper for Rocket-Chip on FPGAs☆134Updated 2 years ago
- RISC-V Torture Test☆195Updated 10 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- Comment on the rocket-chip source code☆179Updated 6 years ago
- (System)Verilog to Chisel translator☆114Updated 3 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆174Updated 3 weeks ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆94Updated 2 weeks ago
- RISC-V Formal Verification Framework☆139Updated this week
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- ☆175Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆198Updated 3 weeks ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 10 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- Documentation for RISC-V Spike☆99Updated 6 years ago
- An Open-Source Design and Verification Environment for RISC-V☆80Updated 4 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆66Updated 11 months ago
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- Chisel examples and code snippets☆251Updated 2 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆236Updated last year
- Unit tests generator for RVV 1.0☆85Updated 3 weeks ago
- Chisel components for FPGA projects☆124Updated last year
- Verilog Configurable Cache☆178Updated 6 months ago
- A basic SpinalHDL project☆86Updated last month