Intensivate / learning-journeyLinks
Chisel Learning Journey
☆110Updated 2 years ago
Alternatives and similar repositories for learning-journey
Users that are interested in learning-journey are comparing it to the libraries listed below
Sorting:
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- A dynamic verification library for Chisel.☆155Updated 10 months ago
- Provides dot visualizations of chisel/firrtl circuits☆121Updated 2 years ago
- ☆80Updated last year
- Provides various testers for chisel users☆100Updated 2 years ago
- Comment on the rocket-chip source code☆180Updated 6 years ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆106Updated 4 months ago
- Wrapper for Rocket-Chip on FPGAs☆137Updated 3 years ago
- Chisel components for FPGA projects☆126Updated 2 years ago
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- RISC-V Torture Test☆197Updated last year
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆63Updated 2 years ago
- ☆189Updated last year
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- Documentation for RISC-V Spike☆103Updated 6 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆74Updated 3 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆239Updated last year
- Chisel examples and code snippets☆259Updated 3 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 4 months ago
- A Chisel RTL generator for network-on-chip interconnects☆211Updated last month
- chipyard in mill :P☆78Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆232Updated last year
- Verilog Configurable Cache☆183Updated 10 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 5 years ago
- Run rocket-chip on FPGA☆76Updated 2 weeks ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago
- Labs to learn SpinalHDL☆149Updated last year