☆88Mar 17, 2026Updated this week
Alternatives and similar repositories for testchipip
Users that are interested in testchipip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆245Apr 29, 2024Updated last year
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- ☆368Sep 12, 2025Updated 6 months ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated 11 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 6 months ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆63Jun 27, 2025Updated 8 months ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- A Scala library for Context-Dependent Environments☆51Apr 25, 2024Updated last year
- Open-source high-performance non-blocking cache☆95Feb 13, 2026Updated last month
- A Heterogeneous GPU Platform for Chipyard SoC☆47Updated this week
- A libgloss replacement for RISC-V that supports HTIF☆44May 3, 2024Updated last year
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆88Updated this week
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Nov 27, 2022Updated 3 years ago
- Open-source non-blocking L2 cache☆55Updated this week
- Chisel examples and code snippets☆271Aug 1, 2022Updated 3 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 5 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆164Jan 25, 2024Updated 2 years ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 6 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 8 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- A scala based simulator for circuits described by a LoFirrtl file☆50Jan 12, 2023Updated 3 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,183Mar 17, 2026Updated last week
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- Chisel Things for OFDM☆32Jul 1, 2020Updated 5 years ago
- A Chisel RTL generator for network-on-chip interconnects☆226Nov 7, 2025Updated 4 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Feb 23, 2026Updated last month
- educational microarchitectures for risc-v isa☆740Sep 1, 2025Updated 6 months ago
- pulp_soc is the core building component of PULP based SoCs☆83Mar 10, 2025Updated last year
- ☆80Feb 27, 2024Updated 2 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆314Mar 6, 2026Updated 2 weeks ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 2 months ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago