ucb-bar / testchipipLinks
☆87Updated last week
Alternatives and similar repositories for testchipip
Users that are interested in testchipip are comparing it to the libraries listed below
Sorting:
- Provides various testers for chisel users☆100Updated 2 years ago
- Chisel/Firrtl execution engine☆153Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆180Updated 6 months ago
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆158Updated last year
- RiscyOO: RISC-V Out-of-Order Processor☆165Updated 5 years ago
- The multi-core cluster of a PULP system.☆109Updated last month
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Updated last month
- pulp_soc is the core building component of PULP based SoCs☆81Updated 8 months ago
- Generic Register Interface (contains various adapters)☆133Updated 2 weeks ago
- RISC-V Torture Test☆204Updated last year
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- ☆81Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Updated 2 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆150Updated 3 weeks ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆76Updated last year
- For contributions of Chisel IP to the chisel community.☆68Updated last year
- A RISC-V Core (RV32I) written in Chisel HDL☆104Updated 2 weeks ago
- Useful utilities for BAR projects☆32Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆241Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆189Updated 2 months ago
- Open-source high-performance non-blocking cache☆91Updated this week
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆232Updated last year
- A dynamic verification library for Chisel.☆158Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆235Updated last year
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆59Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆70Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆246Updated last year
- Simple runtime for Pulp platforms☆49Updated last month