ucb-bar / testchipipLinks
☆86Updated 4 months ago
Alternatives and similar repositories for testchipip
Users that are interested in testchipip are comparing it to the libraries listed below
Sorting:
- Provides various testers for chisel users☆99Updated 2 years ago
- Chisel/Firrtl execution engine☆153Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆86Updated 2 weeks ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- The multi-core cluster of a PULP system.☆108Updated 3 weeks ago
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- Useful utilities for BAR projects☆32Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- ☆80Updated last year
- Simple runtime for Pulp platforms☆49Updated 3 weeks ago
- Generic Register Interface (contains various adapters)☆130Updated last week
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 11 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆148Updated 2 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆164Updated 5 years ago
- ☆50Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- RISC-V Torture Test☆200Updated last year
- OmniXtend cache coherence protocol☆82Updated 4 months ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Open-source high-performance non-blocking cache☆90Updated last month
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- Chisel components for FPGA projects☆127Updated 2 years ago
- A RISC-V Core (RV32I) written in Chisel HDL☆105Updated 2 months ago