ucb-bar / testchipipLinks
☆87Updated 2 weeks ago
Alternatives and similar repositories for testchipip
Users that are interested in testchipip are comparing it to the libraries listed below
Sorting:
- Provides various testers for chisel users☆100Updated 2 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆86Updated last month
- Chisel/Firrtl execution engine☆153Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆156Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 6 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- The multi-core cluster of a PULP system.☆109Updated 2 weeks ago
- Generic Register Interface (contains various adapters)☆133Updated last month
- RiscyOO: RISC-V Out-of-Order Processor☆164Updated 5 years ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 8 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- RISC-V Torture Test☆202Updated last year
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆149Updated 2 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆186Updated last month
- A RISC-V Core (RV32I) written in Chisel HDL☆104Updated 2 weeks ago
- ☆50Updated last month
- A Library of Chisel3 Tools for Digital Signal Processing☆242Updated last year
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆76Updated last year
- Open-source high-performance non-blocking cache☆91Updated last week
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆235Updated 11 months ago
- OmniXtend cache coherence protocol☆82Updated 5 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆232Updated last year
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Chisel Learning Journey☆110Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆67Updated last year
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆59Updated 2 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago