ucb-bar / testchipipLinks
☆87Updated last week
Alternatives and similar repositories for testchipip
Users that are interested in testchipip are comparing it to the libraries listed below
Sorting:
- Provides various testers for chisel users☆100Updated 3 years ago
- Chisel/Firrtl execution engine☆155Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆163Updated 2 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Updated 4 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆184Updated 9 months ago
- Provides dot visualizations of chisel/firrtl circuits☆123Updated 2 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆170Updated 5 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆195Updated this week
- Generic Register Interface (contains various adapters)☆135Updated 2 months ago
- The multi-core cluster of a PULP system.☆111Updated last week
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆238Updated last year
- Open-source high-performance non-blocking cache☆92Updated 2 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆153Updated last month
- pulp_soc is the core building component of PULP based SoCs☆82Updated 10 months ago
- RISC-V Torture Test☆212Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- A dynamic verification library for Chisel.☆160Updated last year
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆80Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆244Updated last year
- Simple runtime for Pulp platforms☆50Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆257Updated last year
- OmniXtend cache coherence protocol☆82Updated 7 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆154Updated last year
- ☆82Updated last year
- Verilog Configurable Cache☆192Updated last week
- Useful utilities for BAR projects☆32Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 4 years ago