☆90May 29, 2026Updated last week
Alternatives and similar repositories for testchipip
Users that are interested in testchipip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆249Apr 29, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 9 months ago
- ☆382Sep 12, 2025Updated 9 months ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- A fault-injection framework using Chisel and FIRRTL☆38Sep 17, 2025Updated 8 months ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆64Jun 27, 2025Updated 11 months ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- A Scala library for Context-Dependent Environments☆51Apr 25, 2024Updated 2 years ago
- Open-source high-performance non-blocking cache☆98Apr 16, 2026Updated last month
- Open-source non-blocking L2 cache☆62Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A libgloss replacement for RISC-V that supports HTIF☆44May 3, 2024Updated 2 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆89Mar 17, 2026Updated 2 months ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Nov 27, 2022Updated 3 years ago
- A Heterogeneous GPU Platform for AI and Neural Graphics☆58Updated this week
- Chisel examples and code snippets☆281Aug 1, 2022Updated 3 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 5 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 8 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆612Aug 9, 2024Updated last year
- A scala based simulator for circuits described by a LoFirrtl file☆50Jan 12, 2023Updated 3 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,280Jun 3, 2026Updated last week
- A dynamic verification library for Chisel.☆162Nov 9, 2024Updated last year
- Chisel Things for OFDM☆33Jul 1, 2020Updated 5 years ago
- A Chisel RTL generator for network-on-chip interconnects☆231Nov 7, 2025Updated 7 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Jun 2, 2026Updated last week
- educational microarchitectures for risc-v isa☆748Sep 1, 2025Updated 9 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- ☆81Feb 27, 2024Updated 2 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆235Aug 19, 2024Updated last year
- Flexible Intermediate Representation for RTL☆750Aug 20, 2024Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆321Mar 6, 2026Updated 3 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆226Jan 11, 2026Updated 5 months ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago