ucb-bar / testchipipLinks
☆87Updated 3 months ago
Alternatives and similar repositories for testchipip
Users that are interested in testchipip are comparing it to the libraries listed below
Sorting:
- Provides various testers for chisel users☆100Updated 2 years ago
- Chisel/Firrtl execution engine☆154Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆121Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 4 months ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆86Updated 2 weeks ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- The multi-core cluster of a PULP system.☆108Updated this week
- RISC-V Torture Test☆197Updated last year
- pulp_soc is the core building component of PULP based SoCs☆80Updated 6 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆232Updated 10 months ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆163Updated 5 years ago
- Generic Register Interface (contains various adapters)☆130Updated 2 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆239Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆232Updated last year
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆147Updated last month
- ☆80Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- A dynamic verification library for Chisel.☆155Updated 10 months ago
- A RISC-V Core (RV32I) written in Chisel HDL☆104Updated last month
- ☆50Updated last week
- Useful utilities for BAR projects☆32Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 11 months ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- An Open-Source Design and Verification Environment for RISC-V☆84Updated 4 years ago
- Chisel Learning Journey☆110Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last week
- Chisel RISC-V Vector 1.0 Implementation☆112Updated this week