ucb-bar / testchipipLinks
☆84Updated last month
Alternatives and similar repositories for testchipip
Users that are interested in testchipip are comparing it to the libraries listed below
Sorting:
- Provides various testers for chisel users☆100Updated 2 years ago
- Chisel/Firrtl execution engine☆153Updated 11 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆178Updated 2 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 months ago
- (System)Verilog to Chisel translator☆115Updated 3 years ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 4 months ago
- Provides dot visualizations of chisel/firrtl circuits☆120Updated 2 years ago
- The multi-core cluster of a PULP system.☆105Updated last week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆171Updated 2 weeks ago
- RiscyOO: RISC-V Out-of-Order Processor☆159Updated 5 years ago
- ☆81Updated last year
- Generic Register Interface (contains various adapters)☆123Updated last month
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆72Updated last year
- A RISC-V Core (RV32I) written in Chisel HDL☆103Updated 3 months ago
- ☆49Updated 2 months ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆84Updated 2 months ago
- For contributions of Chisel IP to the chisel community.☆64Updated 8 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- Chisel Learning Journey☆109Updated 2 years ago
- Simple runtime for Pulp platforms☆48Updated last week
- An Open-Source Design and Verification Environment for RISC-V☆83Updated 4 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- A dynamic verification library for Chisel.☆154Updated 8 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆63Updated 6 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 8 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆236Updated last year
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated 2 months ago