seldridge / rocket-rocc-examplesLinks
Tests for example Rocket Custom Coprocessors
☆74Updated 5 years ago
Alternatives and similar repositories for rocket-rocc-examples
Users that are interested in rocket-rocc-examples are comparing it to the libraries listed below
Sorting:
- ☆81Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Chisel components for FPGA projects☆124Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 2 weeks ago
- Public release☆53Updated 5 years ago
- Chisel RISC-V Vector 1.0 Implementation☆103Updated 2 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 8 years ago
- Chisel Learning Journey☆109Updated 2 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆21Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆65Updated 2 months ago
- Pure digital components of a UCIe controller☆64Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆86Updated last week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆62Updated 2 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆101Updated last month
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆133Updated 3 weeks ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆154Updated 2 years ago
- Advanced Architecture Labs with CVA6☆65Updated last year
- CVA6 SDK containing RISC-V tools and Buildroot☆69Updated 2 weeks ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆57Updated 2 weeks ago
- ☆86Updated last year
- ☆51Updated 6 years ago
- A Chisel RTL generator for network-on-chip interconnects☆204Updated 2 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- Next generation CGRA generator☆112Updated last week
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago