seldridge / rocket-rocc-examplesLinks
Tests for example Rocket Custom Coprocessors
☆75Updated 5 years ago
Alternatives and similar repositories for rocket-rocc-examples
Users that are interested in rocket-rocc-examples are comparing it to the libraries listed below
Sorting:
- ☆81Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Public release☆57Updated 5 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆51Updated 8 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- Chisel components for FPGA projects☆126Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆136Updated 2 months ago
- ☆87Updated last year
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆155Updated 2 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- Advanced Architecture Labs with CVA6☆66Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- An integrated CGRA design framework☆90Updated 5 months ago
- ☆92Updated last year
- A DSL for Systolic Arrays☆80Updated 6 years ago
- Next generation CGRA generator☆113Updated 3 weeks ago
- upstream: https://github.com/RALC88/gem5☆33Updated 2 years ago
- A Chisel RTL generator for network-on-chip interconnects☆207Updated last week
- Pure digital components of a UCIe controller☆67Updated last month
- gem5 repository to study chiplet-based systems☆79Updated 6 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago
- ☆77Updated 10 years ago
- An Open-Source Tool for CGRA Accelerators☆67Updated 4 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆30Updated 11 months ago
- ☆60Updated this week
- ☆53Updated 6 years ago