seldridge / rocket-rocc-examplesLinks
Tests for example Rocket Custom Coprocessors
☆75Updated 5 years ago
Alternatives and similar repositories for rocket-rocc-examples
Users that are interested in rocket-rocc-examples are comparing it to the libraries listed below
Sorting:
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- ☆80Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆53Updated 8 years ago
- A Chisel RTL generator for network-on-chip interconnects☆215Updated 2 months ago
- A dynamic verification library for Chisel.☆156Updated 11 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- Public release☆57Updated 6 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆156Updated last year
- ☆78Updated 11 years ago
- Chisel Learning Journey☆110Updated 2 years ago
- Chisel components for FPGA projects☆127Updated 2 years ago
- ☆101Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆108Updated 5 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 4 months ago
- An integrated CGRA design framework☆91Updated 7 months ago
- Pure digital components of a UCIe controller☆74Updated 2 weeks ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆74Updated last week
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆78Updated 6 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆35Updated last year
- ☆87Updated last year
- A DSL for Systolic Arrays☆82Updated 6 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆63Updated 2 years ago
- HLS for Networks-on-Chip☆36Updated 4 years ago