Tests for example Rocket Custom Coprocessors
☆75Feb 19, 2020Updated 6 years ago
Alternatives and similar repositories for rocket-rocc-examples
Users that are interested in rocket-rocc-examples are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 6 years ago
- ☆81Feb 27, 2024Updated 2 years ago
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 8 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆225Jan 23, 2020Updated 6 years ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 7 years ago
- ☆11Feb 7, 2022Updated 4 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Nov 13, 2020Updated 5 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Apr 6, 2020Updated 6 years ago
- Wrapper for Rocket-Chip on FPGAs☆142Oct 5, 2022Updated 4 years ago
- Chisel Learning Journey☆109Apr 5, 2023Updated 3 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- educational microarchitectures for risc-v isa☆68Feb 18, 2019Updated 7 years ago
- ☆14Aug 31, 2025Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆111Oct 19, 2018Updated 8 years ago
- Rocket Chip Generator☆3,894Sep 13, 2026Updated last month
- ☆139May 13, 2022Updated 4 years ago
- A template project for beginning new Chisel work☆710Feb 24, 2026Updated 8 months ago
- Support for Rocket Chip on Zynq FPGAs☆425Jan 29, 2019Updated 7 years ago
- A Style Guide for the Chisel Hardware Construction Language☆110Jul 16, 2021Updated 5 years ago
- ☆14Mar 20, 2025Updated last year
- Common RTL blocks used in SiFive's projects☆194May 13, 2022Updated 4 years ago
- ☆22Oct 24, 2020Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆329Aug 7, 2026Updated 2 months ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 6 years ago
- ☆20Feb 9, 2020Updated 6 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,058Updated this week
- TinyTapeout2 Super Slow Serial SRAM FPGA☆12Dec 2, 2022Updated 3 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆29Nov 21, 2019Updated 6 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆620Aug 9, 2024Updated 2 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆56Oct 2, 2019Updated 7 years ago
- Public release☆60Sep 3, 2019Updated 7 years ago
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 12 years ago
- ☆86Jun 1, 2022Updated 4 years ago
- Source files for SiFive's Freedom platforms☆1,148Jul 17, 2026Updated 3 months ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆66Jun 27, 2025Updated last year