seldridge / rocket-rocc-examplesLinks
Tests for example Rocket Custom Coprocessors
☆75Updated 5 years ago
Alternatives and similar repositories for rocket-rocc-examples
Users that are interested in rocket-rocc-examples are comparing it to the libraries listed below
Sorting:
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- ☆82Updated last year
- Public release☆58Updated 6 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 5 years ago
- ☆87Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆55Updated 8 years ago
- A Chisel RTL generator for network-on-chip interconnects☆224Updated 2 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆163Updated last year
- Chisel Learning Journey☆111Updated 2 years ago
- Chisel components for FPGA projects☆128Updated 2 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 10 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆150Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated last month
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- An integrated CGRA design framework☆91Updated 9 months ago
- A DSL for Systolic Arrays☆83Updated 7 years ago
- Advanced Architecture Labs with CVA6☆72Updated 2 years ago
- A dynamic verification library for Chisel.☆159Updated last year
- An open-source UCIe controller implementation☆82Updated this week
- Vector processor for RISC-V vector ISA☆134Updated 5 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 3 years ago
- ☆108Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Next generation CGRA generator☆118Updated this week
- HLS for Networks-on-Chip☆39Updated 4 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- ☆66Updated 3 years ago