seldridge / rocket-rocc-examples
Tests for example Rocket Custom Coprocessors
☆73Updated 5 years ago
Alternatives and similar repositories for rocket-rocc-examples:
Users that are interested in rocket-rocc-examples are comparing it to the libraries listed below
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- ☆78Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- Chisel Learning Journey☆108Updated last year
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆56Updated last month
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- Pure digital components of a UCIe controller☆56Updated this week
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆121Updated last week
- ☆87Updated last year
- HLS for Networks-on-Chip☆33Updated 4 years ago
- Project repo for the POSH on-chip network generator☆44Updated this week
- CVA6 SDK containing RISC-V tools and Buildroot☆63Updated 9 months ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆55Updated last month
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆68Updated last week
- A dynamic verification library for Chisel.☆146Updated 4 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆145Updated 2 years ago
- ☆53Updated 4 years ago
- ☆41Updated 6 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆64Updated last week
- Public release☆50Updated 5 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆150Updated last year
- Advanced Architecture Labs with CVA6☆54Updated last year
- An integrated CGRA design framework☆87Updated 4 months ago
- Chisel components for FPGA projects☆121Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆52Updated last week