seldridge / rocket-rocc-examples
Tests for example Rocket Custom Coprocessors
☆69Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for rocket-rocc-examples
- ☆75Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆106Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- Chisel Learning Journey☆107Updated last year
- CVA6 SDK containing RISC-V tools and Buildroot☆62Updated 4 months ago
- ☆76Updated 8 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆71Updated 9 years ago
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆35Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆95Updated last year
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆49Updated last month
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆52Updated 4 years ago
- ☆87Updated 8 months ago
- Unit tests generator for RVV 1.0☆62Updated last month
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆148Updated 9 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆113Updated last week
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆52Updated 2 weeks ago
- Advanced Architecture Labs with CVA6☆49Updated 10 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆59Updated this week
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆57Updated last year
- Basic floating-point components for RISC-V processors☆64Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- HLS for Networks-on-Chip☆31Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆55Updated 2 weeks ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- Next generation CGRA generator☆106Updated this week
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆23Updated 7 months ago
- An Open-Source Tool for CGRA Accelerators☆57Updated 3 months ago
- Chisel RISC-V Vector 1.0 Implementation☆54Updated this week