seldridge / rocket-rocc-examplesLinks
Tests for example Rocket Custom Coprocessors
☆75Updated 5 years ago
Alternatives and similar repositories for rocket-rocc-examples
Users that are interested in rocket-rocc-examples are comparing it to the libraries listed below
Sorting:
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- ☆81Updated last year
- Public release☆58Updated 6 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆55Updated 8 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 10 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Updated 2 years ago
- An open-source UCIe controller implementation☆77Updated this week
- CVA6 SDK containing RISC-V tools and Buildroot☆75Updated last month
- Chisel components for FPGA projects☆127Updated 2 years ago
- A Chisel RTL generator for network-on-chip interconnects☆223Updated last month
- Chisel Learning Journey☆111Updated 2 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆59Updated 3 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆145Updated 2 weeks ago
- ☆87Updated last year
- An integrated CGRA design framework☆91Updated 8 months ago
- HLS for Networks-on-Chip☆37Updated 4 years ago
- Advanced Architecture Labs with CVA6☆71Updated last year
- A DSL for Systolic Arrays☆82Updated 6 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 5 months ago
- ☆57Updated 6 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated last week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆159Updated last year
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆64Updated 2 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆71Updated last year
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆163Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Vector processor for RISC-V vector ISA☆130Updated 5 years ago
- ☆61Updated this week