Tests for example Rocket Custom Coprocessors
☆75Feb 19, 2020Updated 6 years ago
Alternatives and similar repositories for rocket-rocc-examples
Users that are interested in rocket-rocc-examples are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 6 years ago
- ☆81Feb 27, 2024Updated 2 years ago
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 8 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆224Jan 23, 2020Updated 6 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Apr 6, 2020Updated 6 years ago
- ☆14Aug 31, 2025Updated last year
- Template for projects using the Hwacha data-parallel accelerator☆34Nov 13, 2020Updated 5 years ago
- ☆22Oct 24, 2020Updated 5 years ago
- Chisel Learning Journey☆109Apr 5, 2023Updated 3 years ago
- ☆20Feb 9, 2020Updated 6 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- Wrapper for Rocket-Chip on FPGAs☆140Oct 5, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Style Guide for the Chisel Hardware Construction Language☆110Jul 16, 2021Updated 5 years ago
- Support for Rocket Chip on Zynq FPGAs☆423Jan 29, 2019Updated 7 years ago
- A template project for beginning new Chisel work☆707Feb 24, 2026Updated 6 months ago
- Rocket Chip Generator☆3,855Jun 2, 2026Updated 2 months ago
- ☆111Oct 19, 2018Updated 7 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Oct 2, 2019Updated 6 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,038Updated this week
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 12 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Common RTL blocks used in SiFive's projects☆194May 13, 2022Updated 4 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- RISC-V Frontend Server☆65Mar 31, 2019Updated 7 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆166Jan 16, 2022Updated 4 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- ☆139May 13, 2022Updated 4 years ago
- Public release☆59Sep 3, 2019Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- Flexible Intermediate Representation for RTL☆747Aug 20, 2024Updated 2 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆265Oct 6, 2022Updated 3 years ago
- An executable specification of the RISCV ISA in L3.☆44Mar 1, 2019Updated 7 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆65Jun 27, 2025Updated last year
- Source files for SiFive's Freedom platforms☆1,147Jul 17, 2026Updated last month
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago