seldridge / rocket-rocc-examplesLinks
Tests for example Rocket Custom Coprocessors
☆74Updated 5 years ago
Alternatives and similar repositories for rocket-rocc-examples
Users that are interested in rocket-rocc-examples are comparing it to the libraries listed below
Sorting:
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Advanced Architecture Labs with CVA6☆62Updated last year
- HLS for Networks-on-Chip☆35Updated 4 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆55Updated 2 months ago
- ☆86Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- Chisel Learning Journey☆109Updated 2 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 2 weeks ago
- Public release☆52Updated 5 years ago
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆36Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆57Updated last week
- CVA6 SDK containing RISC-V tools and Buildroot☆66Updated last year
- RISC-V Matrix Specification☆22Updated 6 months ago
- Pure digital components of a UCIe controller☆63Updated last week
- Project repo for the POSH on-chip network generator☆46Updated 3 months ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆21Updated 4 years ago
- An integrated CGRA design framework☆89Updated 3 months ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Chisel components for FPGA projects☆124Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated last month
- Next generation CGRA generator☆112Updated this week
- ☆81Updated last year
- ☆91Updated last year
- CGRA Compilation Framework☆84Updated last year