freechipsproject / chisel-coverageLinks
A coverage library for Chisel designs
☆11Updated 5 years ago
Alternatives and similar repositories for chisel-coverage
Users that are interested in chisel-coverage are comparing it to the libraries listed below
Sorting:
- ☆14Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- ☆11Updated 4 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- Useful utilities for BAR projects☆32Updated last year
- A DMA Controller for RISCV CPUs☆14Updated 9 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- Chisel Things for OFDM☆32Updated 5 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Advanced Debug Interface☆15Updated 5 months ago
- A scala based simulator for circuits described by a LoFirrtl file☆48Updated 2 years ago
- Fluid Pipelines☆11Updated 7 years ago
- Provides dot visualizations of chisel/firrtl circuites☆12Updated 6 years ago
- Wrapper for ETH Ariane Core☆20Updated 4 months ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated 2 months ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆20Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆64Updated 8 months ago
- CMake based hardware build system☆29Updated 2 weeks ago
- ☆26Updated 4 years ago
- An Open Source Link Protocol and Controller☆25Updated 3 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- Implementation of low-level hardware arithmatic operations in Chisel☆7Updated 4 months ago
- LIS Network-on-Chip Implementation☆30Updated 8 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Wraps the NVDLA project for Chipyard integration☆21Updated 3 months ago
- BFM Tester for Chisel HDL☆14Updated 3 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 5 years ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆30Updated 2 months ago