A coverage library for Chisel designs
☆11Mar 12, 2020Updated 5 years ago
Alternatives and similar repositories for chisel-coverage
Users that are interested in chisel-coverage are comparing it to the libraries listed below
Sorting:
- ☆13Feb 13, 2021Updated 5 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 5 months ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- ☆20Mar 1, 2021Updated 4 years ago
- A collection of notes related to RISC-V before they are processed and digested☆18Dec 19, 2017Updated 8 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 3 years ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆37Oct 23, 2019Updated 6 years ago
- ☆87Jan 30, 2026Updated last month
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 2 years ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- Original RISC-V 1.0 implementation. Not supported.☆42Oct 4, 2018Updated 7 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated this week
- The home of the Chisel3 website☆21May 24, 2024Updated last year
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- ☆26Sep 3, 2020Updated 5 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆49Jan 12, 2023Updated 3 years ago
- Models of finite automata (DFA, NFA) with support of common operations and easily readable creation of objects☆14Feb 4, 2019Updated 7 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- Chisel Things for OFDM☆32Jul 1, 2020Updated 5 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 6 years ago
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- Lightweight re-packaging of AsyncQueue library from rocket-chip☆19Jun 23, 2023Updated 2 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆244Apr 29, 2024Updated last year
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 3 months ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 7 years ago
- Memory System Microbenchmarks☆65Feb 9, 2023Updated 3 years ago
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated last month
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Nov 22, 2019Updated 6 years ago
- ☆18Jul 9, 2025Updated 7 months ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- riscv-linux musl gcc toolchain bootstrap scripts☆18Feb 16, 2021Updated 5 years ago
- Network components (NIC, Switch) for FireBox☆19Oct 27, 2024Updated last year
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago