ucb-bar / esp-isa-simLinks
Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project
☆17Updated 2 years ago
Alternatives and similar repositories for esp-isa-sim
Users that are interested in esp-isa-sim are comparing it to the libraries listed below
Sorting:
- Wraps the NVDLA project for Chipyard integration☆21Updated last week
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 2 months ago
- Wrapper for ETH Ariane Core☆21Updated last week
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- Useful utilities for BAR projects☆32Updated last year
- ☆15Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated 4 months ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated 4 months ago
- ☆28Updated 7 years ago
- ☆73Updated last week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43Updated 5 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆40Updated last month
- A coverage library for Chisel designs☆11Updated 5 years ago
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- Chisel Cheatsheet☆33Updated 2 years ago
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- For contributions of Chisel IP to the chisel community.☆65Updated 10 months ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- Floating point modules for CHISEL☆31Updated 10 years ago
- ☆22Updated 4 years ago
- ☆27Updated 5 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated 2 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 2 weeks ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- ☆81Updated last year
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago