Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project
☆17Nov 27, 2022Updated 3 years ago
Alternatives and similar repositories for esp-isa-sim
Users that are interested in esp-isa-sim are comparing it to the libraries listed below
Sorting:
- ☆13Feb 13, 2021Updated 5 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆63Jun 27, 2025Updated 8 months ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆12Aug 9, 2019Updated 6 years ago
- ☆10Dec 28, 2020Updated 5 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 5 years ago
- Netrace: a network packet trace reader☆14Jun 16, 2014Updated 11 years ago
- ☆87Jan 30, 2026Updated last month
- A reference implementation of the Mind Mappings Framework.☆30Dec 2, 2021Updated 4 years ago
- AIChip 2021 project, NCKU☆17May 6, 2021Updated 4 years ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆46Apr 9, 2025Updated 10 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆162Jan 25, 2024Updated 2 years ago
- Wraps the NVDLA project for Chipyard integration☆22Sep 2, 2025Updated 6 months ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- ☆80Feb 27, 2024Updated 2 years ago
- ☆25Dec 4, 2025Updated 3 months ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- ☆22Oct 24, 2020Updated 5 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆23Feb 16, 2022Updated 4 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Apr 6, 2020Updated 5 years ago
- Network on Chip for MPSoC☆28Updated this week
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆68Oct 18, 2019Updated 6 years ago
- Top level CedarEDA integration package☆28Oct 22, 2024Updated last year
- Template for projects using the Hwacha data-parallel accelerator☆34Nov 13, 2020Updated 5 years ago
- LLM IS AS GOOD AS YOU ARE☆125Updated this week
- 21st century electronic design automation tools, written in Rust.☆36Feb 23, 2026Updated last week
- A verilog implementation for Network-on-Chip☆81Feb 3, 2018Updated 8 years ago
- RISC-V GPGPU☆36Mar 6, 2020Updated 6 years ago
- A simple pam account module to process HBAC rules stored on an IPA server☆10May 14, 2018Updated 7 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- Floating point modules for CHISEL☆32Nov 2, 2014Updated 11 years ago
- Verilator open-source SystemVerilog simulator and lint system☆41Updated this week
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- An executable specification of the RISCV ISA in L3.☆42Mar 1, 2019Updated 7 years ago
- ☆38Jun 3, 2024Updated last year
- 一个简单的通过webqq实现QQ群发功能☆10Mar 16, 2016Updated 9 years ago
- Eyeriss chip simulator☆39Mar 6, 2020Updated 6 years ago
- Dig into an opam switch for doc☆10Apr 8, 2022Updated 3 years ago
- FlappyBird愤怒的小鸟 c++游戏实现 学习代码☆10Nov 16, 2018Updated 7 years ago
- Analyze experimental data with Programming by Navigation☆17Feb 24, 2026Updated last week