Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project
☆17Nov 27, 2022Updated 3 years ago
Alternatives and similar repositories for esp-isa-sim
Users that are interested in esp-isa-sim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆66Jun 27, 2025Updated last year
- ☆13Feb 13, 2021Updated 5 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 6 years ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆14Aug 9, 2019Updated 7 years ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆48Sep 9, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆10Dec 28, 2020Updated 5 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆30Dec 2, 2021Updated 4 years ago
- ☆92Updated this week
- ☆81Feb 27, 2024Updated 2 years ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Jan 26, 2020Updated 6 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- Netrace: a network packet trace reader☆16Jun 16, 2014Updated 12 years ago
- Open Source GaN Motor Driver☆12Jan 6, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated last year
- Micro-app to send SMS 2FA codes to a slack Channel. Ideal for teams that want a secure login, without the headaches of a single 2FA gatek…☆13May 6, 2024Updated 2 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Apr 6, 2020Updated 6 years ago
- Usage stats for the Berkeley EECS instructional computers.☆10Nov 21, 2024Updated last year
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated last year
- Wavious DDR (WDDR) Physical interface (PHY) Software☆27Feb 16, 2022Updated 4 years ago
- 4th RISC-V Workshop Tutorials☆13Jul 19, 2016Updated 10 years ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆70Oct 18, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Top level CedarEDA integration package☆28Oct 22, 2024Updated last year
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- Verilator open-source SystemVerilog simulator and lint system☆45Sep 29, 2026Updated 2 weeks ago
- ☆28Dec 4, 2025Updated 10 months ago
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 8 years ago
- ☆12Jul 17, 2020Updated 6 years ago
- ☆14Jul 17, 2020Updated 6 years ago
- This is a tuned sparse matrix dense vector multiplication(SpMV) library☆23Mar 21, 2016Updated 10 years ago
- A New Format for SIMD-accelerated SpMV☆22Apr 4, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- ☆22Oct 24, 2020Updated 5 years ago
- Multiview variant of Pointpillars. Contains Pytorch reimplementation of Pillar-od.☆14Jan 15, 2021Updated 5 years ago
- Pre-built ROCm-GDB and GPU Debug SDK binaries☆16Mar 21, 2019Updated 7 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 7 years ago
- A collection of notes related to RISC-V before they are processed and digested☆18Dec 19, 2017Updated 8 years ago
- PSOC™ 6 port for MicroPython - the lean and efficient Python implementation for microcontrollers and constrained systems.☆18Updated this week