ucb-bar / esp-isa-sim
Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project
☆17Updated 2 years ago
Alternatives and similar repositories for esp-isa-sim:
Users that are interested in esp-isa-sim are comparing it to the libraries listed below
- Wraps the NVDLA project for Chipyard integration☆20Updated last month
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆34Updated 2 weeks ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- Floating point modules for CHISEL☆32Updated 10 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆55Updated 4 years ago
- Useful utilities for BAR projects☆31Updated last year
- ☆15Updated 4 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 3 weeks ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆15Updated 5 months ago
- ☆12Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 2 months ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated last week
- ☆59Updated last week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago
- ☆14Updated 4 years ago
- ☆26Updated 4 years ago
- Wrapper for ETH Ariane Core☆20Updated last month
- SCARV: a side-channel hardened RISC-V platform☆26Updated 2 years ago
- A coverage library for Chisel designs☆11Updated 5 years ago
- A configurable SRAM generator☆48Updated 4 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆27Updated 3 months ago