ucb-bar / esp-isa-simLinks
Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project
☆17Updated 2 years ago
Alternatives and similar repositories for esp-isa-sim
Users that are interested in esp-isa-sim are comparing it to the libraries listed below
Sorting:
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 4 months ago
- Wraps the NVDLA project for Chipyard integration☆21Updated 2 months ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- ☆80Updated this week
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 4 months ago
- For contributions of Chisel IP to the chisel community.☆67Updated 11 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago
- Original test vector of RISC-V Vector Extension☆14Updated 4 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- Useful utilities for BAR projects☆32Updated last year
- ☆15Updated 4 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆31Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 4 months ago
- Floating point modules for CHISEL☆31Updated 11 years ago
- ☆29Updated 8 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- Chisel Cheatsheet☆34Updated 2 years ago
- A coverage library for Chisel designs☆11Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- An infrastructure for integrated EDA☆41Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- ☆87Updated 4 months ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago