ucb-bar / esp-isa-simLinks
Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project
☆17Updated 3 years ago
Alternatives and similar repositories for esp-isa-sim
Users that are interested in esp-isa-sim are comparing it to the libraries listed below
Sorting:
- ☆15Updated 4 years ago
- Wraps the NVDLA project for Chipyard integration☆22Updated 3 months ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 5 months ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆31Updated 4 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated last week
- Useful utilities for BAR projects☆32Updated last year
- ☆88Updated 2 weeks ago
- For contributions of Chisel IP to the chisel community.☆69Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 5 months ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- ☆29Updated 8 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆44Updated 5 months ago
- Floating point modules for CHISEL☆32Updated 11 years ago
- Wrapper for ETH Ariane Core☆21Updated 3 months ago
- A Rocket-based RISC-V superscalar in-order core☆36Updated 2 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 5 years ago
- ☆81Updated last year
- Chisel Cheatsheet☆34Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 6 years ago