ucb-bar / nvdla-wrapperLinks
Wraps the NVDLA project for Chipyard integration
☆20Updated last month
Alternatives and similar repositories for nvdla-wrapper
Users that are interested in nvdla-wrapper are comparing it to the libraries listed below
Sorting:
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 3 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- AXI X-Bar☆19Updated 5 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- ☆29Updated last month
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆35Updated last year
- A Rocket-based RISC-V superscalar in-order core☆33Updated last month
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆15Updated 6 months ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12Updated 6 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 8 months ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- The official NaplesPU hardware code repository☆16Updated 5 years ago
- ☆12Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- ☆61Updated last week
- ☆30Updated 5 months ago
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆13Updated 2 weeks ago
- Fast Floating Point Operators for High Level Synthesis☆21Updated 2 years ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated last year