ucb-bar / nvdla-wrapper
Wraps the NVDLA project for Chipyard integration
☆19Updated last week
Alternatives and similar repositories for nvdla-wrapper:
Users that are interested in nvdla-wrapper are comparing it to the libraries listed below
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆31Updated 3 weeks ago
- ☆24Updated last month
- Fast Floating Point Operators for High Level Synthesis☆20Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 5 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆22Updated this week
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆14Updated last year
- Reconfigurable Binary Engine☆16Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆48Updated 2 months ago
- The RTL source for AnyCore RISC-V☆31Updated 3 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- ☆26Updated 5 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆18Updated 7 months ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆20Updated 4 years ago
- Chisel Cheatsheet☆33Updated last year
- A Rocket-based RISC-V superscalar in-order core☆31Updated last week
- AXI X-Bar☆19Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆35Updated 5 months ago
- ☆26Updated 4 years ago
- ☆12Updated 2 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆11Updated 5 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆33Updated last year
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆25Updated 6 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- Platform Level Interrupt Controller☆37Updated 10 months ago
- APB Logic☆15Updated 3 months ago