ucb-bar / nvdla-wrapperLinks
Wraps the NVDLA project for Chipyard integration
☆22Updated 4 months ago
Alternatives and similar repositories for nvdla-wrapper
Users that are interested in nvdla-wrapper are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year
- ☆29Updated 6 years ago
- LIS Network-on-Chip Implementation☆34Updated 9 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆28Updated 2 weeks ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 5 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- ☆90Updated last month
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 3 years ago
- The official NaplesPU hardware code repository☆21Updated 6 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆69Updated 11 months ago
- ☆20Updated last month
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 3 years ago
- Chisel Cheatsheet☆34Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 6 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- ASIC Design of the openSPARC Floating Point Unit☆15Updated 8 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆79Updated 2 months ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Updated 12 years ago
- ☆31Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated last month
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆25Updated 10 years ago
- matrix-coprocessor for RISC-V☆29Updated last month
- Chisel implementation of Neural Processing Unit for System on the Chip☆25Updated last week
- ☆33Updated 2 months ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆18Updated 7 years ago