ucb-bar / nvdla-wrapperLinks
Wraps the NVDLA project for Chipyard integration
☆21Updated 4 months ago
Alternatives and similar repositories for nvdla-wrapper
Users that are interested in nvdla-wrapper are comparing it to the libraries listed below
Sorting:
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- ☆72Updated 2 weeks ago
- ☆27Updated 5 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 10 months ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆39Updated 2 weeks ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆26Updated this week
- For contributions of Chisel IP to the chisel community.☆65Updated 9 months ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- ☆17Updated 3 weeks ago
- LIS Network-on-Chip Implementation☆31Updated 8 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆65Updated 7 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- Chisel Cheatsheet☆33Updated 2 years ago
- ☆29Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 6 months ago
- The official NaplesPU hardware code repository☆18Updated 6 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆35Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 months ago
- ☆30Updated last week
- Reconfigurable Binary Engine☆17Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Wrapper for ETH Ariane Core☆22Updated 5 months ago
- matrix-coprocessor for RISC-V☆19Updated 4 months ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- Simple runtime for Pulp platforms☆49Updated this week
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Updated 11 years ago