ucb-bar / nvdla-wrapper
Wraps the NVDLA project for Chipyard integration
☆19Updated last year
Alternatives and similar repositories for nvdla-wrapper:
Users that are interested in nvdla-wrapper are comparing it to the libraries listed below
- AXI X-Bar☆19Updated 4 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆21Updated this week
- ☆23Updated 2 weeks ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 4 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆25Updated 5 months ago
- For contributions of Chisel IP to the chisel community.☆59Updated 4 months ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- ☆25Updated 5 years ago
- ☆25Updated 4 years ago
- Fast Floating Point Operators for High Level Synthesis☆20Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆47Updated last month
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆30Updated last week
- Platform Level Interrupt Controller☆36Updated 10 months ago
- Network on Chip for MPSoC☆26Updated 2 weeks ago
- ☆47Updated this week
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆15Updated this week
- ☆12Updated 2 years ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 4 months ago
- The official NaplesPU hardware code repository☆15Updated 5 years ago
- Simple single-port AXI memory interface☆38Updated 9 months ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆18Updated 6 months ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆11Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆15Updated 5 years ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated 2 years ago