ucb-bar / nvdla-wrapperLinks
Wraps the NVDLA project for Chipyard integration
☆21Updated 2 months ago
Alternatives and similar repositories for nvdla-wrapper
Users that are interested in nvdla-wrapper are comparing it to the libraries listed below
Sorting:
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- ☆27Updated 6 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated 2 weeks ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆67Updated 11 months ago
- ☆80Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 4 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year
- ☆19Updated 2 weeks ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated 2 years ago
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- matrix-coprocessor for RISC-V☆23Updated 6 months ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆22Updated 9 years ago
- Simple runtime for Pulp platforms☆49Updated last month
- corundum work on vu13p☆21Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- ☆30Updated last week
- ☆12Updated 3 years ago
- Fast Floating Point Operators for High Level Synthesis☆21Updated 2 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 4 months ago