Wraps the NVDLA project for Chipyard integration
☆22Sep 2, 2025Updated 6 months ago
Alternatives and similar repositories for nvdla-wrapper
Users that are interested in nvdla-wrapper are comparing it to the libraries listed below
Sorting:
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- ☆80Feb 27, 2024Updated 2 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆62Jun 27, 2025Updated 8 months ago
- ☆12Aug 26, 2016Updated 9 years ago
- https://nnsmith-asplos.rtfd.io Artifact of "NNSmith: Generating Diverse and Valid Test Cases for Deep Learning Compilers" ASPLOS'23☆11Mar 29, 2023Updated 2 years ago
- Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]☆12Jun 15, 2021Updated 4 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated this week
- ☆29Oct 20, 2019Updated 6 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Feb 21, 2024Updated 2 years ago
- Accelerated Image Reconstruction using Generative Adversarial Networks on Cloud FPGAs☆11Aug 27, 2021Updated 4 years ago
- ASIC Design of the openSPARC Floating Point Unit☆15Mar 13, 2017Updated 8 years ago
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆14Dec 22, 2025Updated 2 months ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Aug 2, 2019Updated 6 years ago
- Neural Network Accelerator Simulator☆12May 19, 2016Updated 9 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Jul 30, 2021Updated 4 years ago
- DMA controller for CNN accelerator☆14May 22, 2017Updated 8 years ago
- CNN Accelerator in Frequency Domain☆12Feb 22, 2020Updated 6 years ago
- ☆13Apr 24, 2015Updated 10 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆64Oct 14, 2025Updated 4 months ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Dec 16, 2021Updated 4 years ago
- [ICLR'23] Trainability Preserving Neural Pruning (PyTorch)☆34May 21, 2023Updated 2 years ago
- ☆43Mar 31, 2025Updated 11 months ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Nov 27, 2022Updated 3 years ago
- ☆19Mar 21, 2023Updated 2 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆23Jul 12, 2023Updated 2 years ago
- This is a circular buffer controller used in FPGA.☆34Jan 12, 2016Updated 10 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Jun 21, 2023Updated 2 years ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆22Nov 21, 2020Updated 5 years ago
- Fast Floating Point Operators for High Level Synthesis☆24Feb 23, 2023Updated 3 years ago
- ☆72Feb 16, 2023Updated 3 years ago
- ☆40Jan 23, 2024Updated 2 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Apr 5, 2022Updated 3 years ago
- 🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*☆21May 27, 2024Updated last year
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 7 years ago
- ☆65Apr 30, 2025Updated 10 months ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- ☆25Dec 4, 2025Updated 3 months ago