hyoukjun / OpenSMARTLinks
Public release
☆56Updated 6 years ago
Alternatives and similar repositories for OpenSMART
Users that are interested in OpenSMART are comparing it to the libraries listed below
Sorting:
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Project repo for the POSH on-chip network generator☆51Updated 7 months ago
- Ratatoskr NoC Simulator☆28Updated 4 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- ☆78Updated 10 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆53Updated 8 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆61Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- ☆27Updated 6 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆37Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆126Updated 2 years ago
- ☆65Updated 3 years ago
- An integrated CGRA design framework☆91Updated 7 months ago
- ☆27Updated last year
- ☆12Updated 2 weeks ago
- ☆56Updated 6 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 4 months ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- ☆44Updated last year
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- ☆63Updated 5 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.