hyoukjun / OpenSMARTLinks
Public release
☆57Updated 5 years ago
Alternatives and similar repositories for OpenSMART
Users that are interested in OpenSMART are comparing it to the libraries listed below
Sorting:
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆66Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆58Updated last week
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- ☆77Updated 10 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- Project repo for the POSH on-chip network generator☆49Updated 4 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆51Updated 8 years ago
- ☆52Updated 6 years ago
- ☆26Updated last year
- eyeriss-chisel3☆41Updated 3 years ago
- ☆34Updated 6 years ago
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆43Updated 10 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- ☆60Updated 3 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆77Updated 9 years ago
- ☆27Updated 5 years ago
- Pure digital components of a UCIe controller☆66Updated 3 weeks ago
- ☆11Updated 3 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆30Updated 10 months ago
- A verilog implementation for Network-on-Chip☆74Updated 7 years ago
- DASS HLS Compiler☆29Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆51Updated 10 months ago
- An integrated CGRA design framework☆90Updated 4 months ago
- ☆86Updated last year
- ☆62Updated 4 years ago
- Chisel components for FPGA projects☆126Updated last year