zhemao / riscv-dma3Links
The 3rd Iteration of the Berkeley RISC-V DMA Accelerator
☆28Updated 5 years ago
Alternatives and similar repositories for riscv-dma3
Users that are interested in riscv-dma3 are comparing it to the libraries listed below
Sorting:
- LIS Network-on-Chip Implementation☆31Updated 8 years ago
- A Rocket-based RISC-V superscalar in-order core☆34Updated 3 months ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- ☆20Updated 5 years ago
- ☆81Updated last year
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 months ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- ☆33Updated 4 months ago
- Floating point modules for CHISEL☆32Updated 10 years ago
- For contributions of Chisel IP to the chisel community.☆64Updated 8 months ago
- openHMC - an open source Hybrid Memory Cube Controller☆48Updated 9 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆26Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆38Updated last month
- The official NaplesPU hardware code repository☆17Updated 6 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- SoCRocket - Core Repository☆37Updated 8 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆45Updated 3 years ago
- A DMA Controller for RISCV CPUs☆14Updated 9 years ago
- Advanced Debug Interface☆15Updated 6 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated last week
- Chisel Things for OFDM☆32Updated 5 years ago
- Pure digital components of a UCIe controller☆66Updated 3 weeks ago