Alternatives and similar repositories for riscv-dma3

Users that are interested in riscv-dma3 are comparing it to the libraries listed below

• ucb-bar / chisel-awl

  View on GitHub
  ☆13Feb 13, 2021Updated 5 years ago
• IBM / esp-chisel-accelerators

  View on GitHub
  Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)
  ☆24Feb 1, 2020Updated 6 years ago
• zhemao / riscv-dma

  View on GitHub
  A DMA Controller for RISCV CPUs
  ☆13Aug 10, 2015Updated 10 years ago
• nullromo / compression-accelerator

  View on GitHub
  Implementation of the Snappy compression algorithm as a RoCC accelerator
  ☆12Jul 29, 2019Updated 6 years ago
• TsaiAnson / verif

  View on GitHub
  ☆12May 20, 2021Updated 4 years ago
• rhit-neuro / deca

  View on GitHub
  ☆22Oct 24, 2020Updated 5 years ago
• ucb-bar / barstools

  View on GitHub
  Useful utilities for BAR projects
  ☆32Jan 3, 2024Updated 2 years ago
• j-marjanovic / chisel-bfm-tester

  View on GitHub
  BFM Tester for Chisel HDL
  ☆14Nov 27, 2021Updated 4 years ago
• hyoukjun / OpenSMART

  View on GitHub
  Public release
  ☆58Sep 3, 2019Updated 6 years ago
• freecores / tiny_aes

  View on GitHub
  AES
  ☆15Oct 4, 2022Updated 3 years ago
• linkuri267 / cnn_accelerator

  View on GitHub
  CNN accelerator using NoC architecture
  ☆17Dec 6, 2018Updated 7 years ago
• open-dv / dma_axi

  View on GitHub
  ☆16Apr 21, 2019Updated 6 years ago
• IBM / rocc-software

  View on GitHub
  C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)
  ☆53Jul 14, 2020Updated 5 years ago
• meton-robean / Vector_MulAdd_Accelerator

  View on GitHub
  vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器
  ☆53Apr 6, 2020Updated 5 years ago
• ucb-bar / zscale

  View on GitHub
  Z-scale Microarchitectural Implementation of RV32 ISA
  ☆55May 30, 2017Updated 8 years ago
• Lampro-Mellon / Quasar

  View on GitHub
  Quasar 2.0: Chisel equivalent of SweRV-EL2
  ☆32Apr 13, 2021Updated 4 years ago
• zzyppo / tagged_security_riscv

  View on GitHub
  Implementation of Tagged Memory security policies into Rocket Core
  ☆10Nov 8, 2016Updated 9 years ago
• antmicro / fastvdma

  View on GitHub
  Antmicro's fast, vendor-neutral DMA IP in Chisel
  ☆129May 16, 2025Updated 9 months ago
• TYOD-SOC / RISCV-Accelerator

  View on GitHub
  ☆37Nov 11, 2018Updated 7 years ago
• asinghani / pifive-cpu

  View on GitHub
  RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator
  ☆10Dec 29, 2021Updated 4 years ago
• freechipsproject / chisel-coverage

  View on GitHub
  A coverage library for Chisel designs
  ☆11Mar 12, 2020Updated 5 years ago
• freecores / ahb_master

  View on GitHub
  Generic AHB master stub
  ☆12Jul 17, 2014Updated 11 years ago
• chipsalliance / rocket

  View on GitHub
  The working draft to split rocket core out from rocket chip
  ☆14Dec 22, 2023Updated 2 years ago
• kendryte / caffe-workspace

  View on GitHub
  ☆11Jan 21, 2019Updated 7 years ago
• seldridge / rocket-rocc-examples

  View on GitHub
  Tests for example Rocket Custom Coprocessors
  ☆75Feb 19, 2020Updated 5 years ago
• rindPHI / FSAUtils

  View on GitHub
  Models of finite automata (DFA, NFA) with support of common operations and easily readable creation of objects
  ☆14Feb 4, 2019Updated 7 years ago
• ahegazy / vlsi-notes

  View on GitHub
  Digital IC design and vlsi notes
  ☆13Jun 24, 2020Updated 5 years ago
• Chlorophytus / broccoli

  View on GitHub
  A soft multimedia/graphics processor prototype in Chisel 3
  ☆11May 3, 2023Updated 2 years ago
• rsnikhil / goParseBSV

  View on GitHub
  A standalone parser for BSV (Bluespec SystemVerilog) written in Go
  ☆14Dec 20, 2016Updated 9 years ago
• bsc-loca / mmu

  View on GitHub
  ☆16May 13, 2025Updated 9 months ago
• kimianoorbakhsh / Verilog-Matrix-Multiplier

  View on GitHub
  Final Project for Digital Systems Design Course, Fall 2020
  ☆17Jul 20, 2022Updated 3 years ago
• chick / visualizer

  View on GitHub
  Provides dot visualizations of chisel/firrtl circuites
  ☆13Mar 12, 2019Updated 6 years ago
• ucb-bar / midas-examples

  View on GitHub
  Simple MIDAS Examples
  ☆12Nov 25, 2018Updated 7 years ago
• eanchlia / NN_Network_On_Chip

  View on GitHub
  Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…
  ☆12Feb 12, 2019Updated 7 years ago
• tinyfpga / yahdl

  View on GitHub
  A programming language for FPGAs.
  ☆20May 5, 2018Updated 7 years ago
• ssql2014 / mcp4eda

  View on GitHub
  ☆24Jul 12, 2025Updated 7 months ago
• grebe / ofdm

  View on GitHub
  Chisel Things for OFDM
  ☆32Jul 1, 2020Updated 5 years ago
• liang-aquarius / ca_model

  View on GitHub
  A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…
  ☆17Sep 5, 2019Updated 6 years ago
• ucb-bar / asyncqueue

  View on GitHub
  Lightweight re-packaging of AsyncQueue library from rocket-chip
  ☆19Jun 23, 2023Updated 2 years ago