zhemao / riscv-dma3Links
The 3rd Iteration of the Berkeley RISC-V DMA Accelerator
☆28Updated 5 years ago
Alternatives and similar repositories for riscv-dma3
Users that are interested in riscv-dma3 are comparing it to the libraries listed below
Sorting:
- LIS Network-on-Chip Implementation☆30Updated 8 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 7 months ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- Advanced Debug Interface☆15Updated 5 months ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated last month
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated last week
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆18Updated last month
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- Platform Level Interrupt Controller☆41Updated last year
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- A DMA Controller for RISCV CPUs☆14Updated 9 years ago
- The official NaplesPU hardware code repository☆16Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- RISC-V soft-core PEs for TaPaSCo☆21Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated this week
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆47Updated 4 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- ☆15Updated 4 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- ☆30Updated 2 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆33Updated last year
- ☆33Updated 3 months ago