zhemao / riscv-dma3
The 3rd Iteration of the Berkeley RISC-V DMA Accelerator
☆27Updated 5 years ago
Alternatives and similar repositories for riscv-dma3:
Users that are interested in riscv-dma3 are comparing it to the libraries listed below
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆23Updated 5 years ago
- Platform Level Interrupt Controller☆37Updated 10 months ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- The RTL source for AnyCore RISC-V☆31Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆59Updated 4 months ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆15Updated 5 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 4 years ago
- Hamming ECC Encoder and Decoder to protect memories☆31Updated last month
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- Advanced Debug Interface☆14Updated 2 months ago
- ☆32Updated last month
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆11Updated 5 years ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 5 months ago
- A DMA Controller for RISCV CPUs☆14Updated 9 years ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated 2 years ago
- Chisel Cheatsheet☆33Updated last year
- ☆15Updated 4 years ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- The official NaplesPU hardware code repository☆15Updated 5 years ago
- ☆41Updated 6 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆63Updated last month
- ☆23Updated 3 weeks ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated 2 years ago
- ☆50Updated this week
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆38Updated 2 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆39Updated this week
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago