zhemao / riscv-dma3Links
The 3rd Iteration of the Berkeley RISC-V DMA Accelerator
☆28Updated 6 years ago
Alternatives and similar repositories for riscv-dma3
Users that are interested in riscv-dma3 are comparing it to the libraries listed below
Sorting:
- A Rocket-based RISC-V superscalar in-order core☆38Updated 3 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- LIS Network-on-Chip Implementation☆34Updated 9 years ago
- The RTL source for AnyCore RISC-V☆33Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 4 months ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆29Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- ☆33Updated 10 months ago
- ☆82Updated last year
- ☆22Updated 5 years ago
- Chisel Cheatsheet☆34Updated 2 years ago
- ☆20Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- The official NaplesPU hardware code repository☆21Updated 6 years ago
- Advanced Debug Interface☆14Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated 2 weeks ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆75Updated 10 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- ☆20Updated last month
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 6 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 5 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆32Updated 4 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 3 years ago
- ☆29Updated 6 years ago