zhemao / riscv-dma3
The 3rd Iteration of the Berkeley RISC-V DMA Accelerator
☆26Updated 5 years ago
Alternatives and similar repositories for riscv-dma3:
Users that are interested in riscv-dma3 are comparing it to the libraries listed below
- The RTL source for AnyCore RISC-V☆30Updated 2 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆23Updated 5 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated 2 years ago
- A Rocket-based RISC-V superscalar in-order core☆29Updated 2 weeks ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆11Updated 5 years ago
- ☆15Updated 3 years ago
- ☆32Updated 2 weeks ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆52Updated 4 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆15Updated 5 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 3 months ago
- For contributions of Chisel IP to the chisel community.☆59Updated 3 months ago
- A DMA Controller for RISCV CPUs☆14Updated 9 years ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆60Updated 5 months ago
- Advanced Debug Interface☆13Updated 3 weeks ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆20Updated last week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- ☆23Updated last month
- RISCV core RV32I/E.4 threads in a ring architecture☆31Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆63Updated last week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆69Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- The official NaplesPU hardware code repository☆15Updated 5 years ago