zhemao / riscv-dma3Links
The 3rd Iteration of the Berkeley RISC-V DMA Accelerator
☆28Updated 5 years ago
Alternatives and similar repositories for riscv-dma3
Users that are interested in riscv-dma3 are comparing it to the libraries listed below
Sorting:
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated 4 months ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated 4 months ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43Updated 5 years ago
- ☆20Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Advanced Debug Interface☆15Updated 7 months ago
- For contributions of Chisel IP to the chisel community.☆65Updated 10 months ago
- A vector processor implemented in Chisel☆21Updated 11 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- ☆80Updated last year
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- ☆22Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated this week
- ☆27Updated 5 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Useful utilities for BAR projects☆32Updated last year
- A DMA Controller for RISCV CPUs☆14Updated 10 years ago
- ☆14Updated 4 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆52Updated 8 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆49Updated 4 years ago
- SoCRocket - Core Repository☆38Updated 8 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 7 months ago