Provides various testers for chisel users
☆101Jan 12, 2023Updated 3 years ago
Alternatives and similar repositories for chisel-testers
Users that are interested in chisel-testers are comparing it to the libraries listed below
Sorting:
- A scala based simulator for circuits described by a LoFirrtl file☆49Jan 12, 2023Updated 3 years ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆244Apr 29, 2024Updated last year
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- chisel tutorial exercises and answers☆747Jan 6, 2022Updated 4 years ago
- A template project for beginning new Chisel work☆691Jan 29, 2026Updated last month
- Chisel examples and code snippets☆268Aug 1, 2022Updated 3 years ago
- ☆87Jan 30, 2026Updated last month
- ☆13Feb 13, 2021Updated 5 years ago
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 4 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,108Sep 10, 2024Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆162Jan 25, 2024Updated 2 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Nov 22, 2019Updated 6 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 2 years ago
- ☆51Jan 9, 2026Updated last month
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated 11 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- Chisel Cheatsheet☆35Apr 13, 2023Updated 2 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Oct 9, 2025Updated 4 months ago
- Digital Design with Chisel☆898Updated this week
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 6 years ago
- educational microarchitectures for risc-v isa☆740Sep 1, 2025Updated 6 months ago
- An almost empty chisel project as a starting point for hardware design☆35Jan 27, 2025Updated last year
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Jan 23, 2020Updated 6 years ago
- Chisel: A Modern Hardware Design Language☆4,588Updated this week
- The home of the Chisel3 website☆21May 24, 2024Updated last year
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- ☆80Feb 27, 2024Updated 2 years ago
- ☆367Sep 12, 2025Updated 5 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆227Feb 19, 2026Updated last week
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 5 months ago
- Tests for example Rocket Custom Coprocessors☆75Feb 19, 2020Updated 6 years ago
- Rocket Chip Generator☆3,696Updated this week
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Jul 12, 2024Updated last year
- A template for developing custom FIRRTL transforms☆10Jan 30, 2020Updated 6 years ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆30Sep 17, 2025Updated 5 months ago
- Support Repository of "How to make RISC-V Microcomputer using FPGA for programmer"☆18Jul 30, 2019Updated 6 years ago