Alternatives and similar repositories for chisel-testers:

Users that are interested in chisel-testers are comparing it to the libraries listed below

• chipsalliance / treadle
  Chisel/Firrtl execution engine
  ☆153Updated 4 months ago
• freechipsproject / diagrammer
  Provides dot visualizations of chisel/firrtl circuits
  ☆119Updated last year
• sifive / block-inclusivecache-sifive
  ☆77Updated 2 years ago
• ucb-bar / chiseltest
  The batteries-included testing and formal verification library for Chisel-based RTL designs.
  ☆229Updated 4 months ago
• sifive / sifive-blocks
  Common RTL blocks used in SiFive's projects
  ☆180Updated 2 years ago
• ucb-bar / testchipip
  ☆82Updated last week
• ucb-bar / dsptools
  A Library of Chisel3 Tools for Digital Signal Processing
  ☆231Updated 8 months ago
• ccelio / chisel-style-guide
  A Style Guide for the Chisel Hardware Construction Language
  ☆106Updated 3 years ago
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆109Updated 2 years ago
• maltanar / fpga-tidbits
  Chisel components for FPGA projects
  ☆119Updated last year
• sifive / fpga-shells
  ☆132Updated 2 years ago
• chiselverify / chiselverify
  A dynamic verification library for Chisel.
  ☆143Updated 2 months ago
• Intensivate / learning-journey
  Chisel Learning Journey
  ☆108Updated last year
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆175Updated 6 months ago
• ucb-bar / midas
  FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
  ☆98Updated 5 years ago
• ucb-bar / hwacha
  Microarchitecture implementation of the decoupled vector-fetch accelerator
  ☆149Updated 11 months ago
• chipsalliance / rocket-tools
  Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)
  ☆54Updated last year
• schoeberl / chisel-examples
  Chisel examples and code snippets
  ☆241Updated 2 years ago
• ucb-bar / constellation
  A Chisel RTL generator for network-on-chip interconnects
  ☆182Updated last month
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆163Updated 5 months ago
• ucb-bar / berkeley-hardfloat
  ☆301Updated 4 months ago
• seldridge / rocket-rocc-examples
  Tests for example Rocket Custom Coprocessors
  ☆69Updated 4 years ago
• cnrv / fpga-rocket-chip
  Wrapper for Rocket-Chip on FPGAs
  ☆128Updated 2 years ago
• openhwgroup / cva6-sdk
  CVA6 SDK containing RISC-V tools and Buildroot
  ☆61Updated 6 months ago
• Lampro-Mellon / LM-RISCV-DV
  An Open-Source Design and Verification Environment for RISC-V
  ☆77Updated 3 years ago
• pulp-platform / axi_riscv_atomics
  AXI Adapter(s) for RISC-V Atomic Operations
  ☆60Updated 4 months ago
• taichi-ishitani / tnoc
  Network on Chip Implementation written in SytemVerilog
  ☆164Updated 2 years ago
• csail-csg / riscy-OOO
  RiscyOO: RISC-V Out-of-Order Processor
  ☆153Updated 4 years ago
• riscv-ovpsim / imperas-riscv-tests
  ☆166Updated last year
• IObundle / iob-cache
  Verilog Configurable Cache
  ☆170Updated last month