freechipsproject / chisel-testersLinks
Provides various testers for chisel users
☆100Updated 2 years ago
Alternatives and similar repositories for chisel-testers
Users that are interested in chisel-testers are comparing it to the libraries listed below
Sorting:
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- Chisel/Firrtl execution engine☆153Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆242Updated last year
- ☆87Updated this week
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆232Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- Chisel components for FPGA projects☆128Updated 2 years ago
- Chisel Learning Journey☆111Updated 2 years ago
- A dynamic verification library for Chisel.☆159Updated last year
- For contributions of Chisel IP to the chisel community.☆69Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆160Updated last year
- Chisel examples and code snippets☆263Updated 3 years ago
- RISC-V Torture Test☆204Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆180Updated 7 months ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 6 years ago
- ☆82Updated last year
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆59Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Wrapper for Rocket-Chip on FPGAs☆138Updated 3 years ago
- chipyard in mill :P☆77Updated 2 years ago
- A prototype GUI for chisel-development☆51Updated 5 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆49Updated 2 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 10 years ago
- Labs to learn SpinalHDL☆151Updated last year
- Chisel Cheatsheet☆34Updated 2 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Updated 2 months ago
- Open source high performance IEEE-754 floating unit☆87Updated last year
- OpenSoC Fabric - A Network-On-Chip Generator☆174Updated 5 years ago