cnrv / rocket-chip-read
Comment on the rocket-chip source code
☆174Updated 6 years ago
Alternatives and similar repositories for rocket-chip-read:
Users that are interested in rocket-chip-read are comparing it to the libraries listed below
- Wrapper for Rocket-Chip on FPGAs☆129Updated 2 years ago
- Chisel Learning Journey☆108Updated last year
- RISC-V Torture Test☆183Updated 8 months ago
- Run rocket-chip on FPGA☆65Updated 4 months ago
- A Chisel RTL generator for network-on-chip interconnects☆184Updated this week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆150Updated last year
- SystemC/TLM-2.0 Co-simulation framework☆236Updated 4 months ago
- ☆310Updated 6 months ago
- CVA6 SDK containing RISC-V tools and Buildroot☆61Updated 8 months ago
- Documentation for RISC-V Spike☆100Updated 6 years ago
- ☆124Updated 2 weeks ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆210Updated 4 years ago
- Chisel examples and code snippets☆246Updated 2 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆244Updated 4 months ago
- A dynamic verification library for Chisel.☆146Updated 4 months ago
- ☆168Updated last year
- RiscyOO: RISC-V Out-of-Order Processor☆154Updated 4 years ago
- Verilog Configurable Cache☆172Updated 3 months ago
- Instruction Set Generator initially contributed by Futurewei☆273Updated last year
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆190Updated last week
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated last year
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆405Updated this week
- A Fast, Low-Overhead On-chip Network☆181Updated last week
- Modeling Architectural Platform☆179Updated this week
- RiVEC Bencmark Suite☆113Updated 3 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆222Updated 3 months ago
- Tests for example Rocket Custom Coprocessors☆70Updated 5 years ago
- Modern co-simulation framework for RISC-V CPUs☆139Updated this week