ucb-bar / barstoolsLinks
Useful utilities for BAR projects
☆32Updated 2 years ago
Alternatives and similar repositories for barstools
Users that are interested in barstools are comparing it to the libraries listed below
Sorting:
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 months ago
- A scala based simulator for circuits described by a LoFirrtl file☆49Updated 2 years ago
- The home of the Chisel3 website☆21Updated last year
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- ☆87Updated last week
- Chisel/Firrtl execution engine☆154Updated last year
- Provides various testers for chisel users☆100Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 2 months ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- Chisel Cheatsheet☆34Updated 2 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Updated 10 years ago
- A coverage library for Chisel designs☆11Updated 5 years ago
- ☆20Updated 5 years ago
- ☆59Updated 3 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆67Updated 3 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- A prototype GUI for chisel-development☆51Updated 5 years ago
- ☆82Updated last year
- Chisel Things for OFDM☆32Updated 5 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 6 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 6 years ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 10 months ago
- chipyard in mill :P☆77Updated 2 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆31Updated 4 years ago
- ☆67Updated 3 years ago