ucb-bar / barstoolsLinks
Useful utilities for BAR projects
☆32Updated last year
Alternatives and similar repositories for barstools
Users that are interested in barstools are comparing it to the libraries listed below
Sorting:
- A fault-injection framework using Chisel and FIRRTL☆37Updated 2 weeks ago
- Chisel/Firrtl execution engine☆153Updated last year
- A scala based simulator for circuits described by a LoFirrtl file☆49Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuits☆121Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- Provides various testers for chisel users☆100Updated 2 years ago
- ☆56Updated 3 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- ☆85Updated 3 months ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- ☆20Updated 5 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- A coverage library for Chisel designs☆11Updated 5 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Chisel implementation of AES☆23Updated 5 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 7 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆65Updated 2 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 9 years ago
- The home of the Chisel3 website☆21Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆84Updated last year
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆147Updated last month
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- ☆80Updated last year
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago