ucb-bar / barstoolsLinks
Useful utilities for BAR projects
☆32Updated last year
Alternatives and similar repositories for barstools
Users that are interested in barstools are comparing it to the libraries listed below
Sorting:
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆48Updated 2 years ago
- SpinalHDL - Cryptography libraries☆56Updated 11 months ago
- ☆84Updated last month
- Chisel/Firrtl execution engine☆153Updated 10 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- A coverage library for Chisel designs☆11Updated 5 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuits☆119Updated 2 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- For contributions of Chisel IP to the chisel community.☆64Updated 8 months ago
- ☆109Updated 6 years ago
- ☆66Updated 2 years ago
- The home of the Chisel3 website☆20Updated last year
- Mutation Cover with Yosys (MCY)☆85Updated last week
- Random ideas and interesting ideas for things we hope to eventually do.☆87Updated 3 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆65Updated 2 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- ☆14Updated 4 years ago
- The specification for the FIRRTL language☆58Updated last week
- A prototype GUI for chisel-development☆52Updated 5 years ago
- A DMA Controller for RISCV CPUs☆14Updated 9 years ago
- Chisel Things for OFDM☆32Updated 5 years ago
- ☆81Updated last year
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 6 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago