ucb-bar / barstoolsLinks
Useful utilities for BAR projects
☆32Updated last year
Alternatives and similar repositories for barstools
Users that are interested in barstools are comparing it to the libraries listed below
Sorting:
- A fault-injection framework using Chisel and FIRRTL☆37Updated 3 months ago
- For contributions of Chisel IP to the chisel community.☆65Updated 9 months ago
- A scala based simulator for circuits described by a LoFirrtl file☆50Updated 2 years ago
- ☆85Updated 2 months ago
- Provides dot visualizations of chisel/firrtl circuits☆121Updated 2 years ago
- Chisel/Firrtl execution engine☆153Updated last year
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- The home of the Chisel3 website☆21Updated last year
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆65Updated 2 years ago
- Chisel Things for OFDM☆32Updated 5 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- ☆20Updated 5 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- ☆12Updated 4 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 9 years ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated 3 months ago
- Fluid Pipelines☆11Updated 7 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- SoCRocket - Core Repository☆38Updated 8 years ago
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago