ucb-bar / barstoolsLinks
Useful utilities for BAR projects
☆32Updated last year
Alternatives and similar repositories for barstools
Users that are interested in barstools are comparing it to the libraries listed below
Sorting:
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆66Updated 2 years ago
- ☆87Updated 2 weeks ago
- For contributions of Chisel IP to the chisel community.☆67Updated last year
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated last month
- Chisel/Firrtl execution engine☆153Updated last year
- A scala based simulator for circuits described by a LoFirrtl file☆49Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- The home of the Chisel3 website☆21Updated last year
- A coverage library for Chisel designs☆11Updated 5 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- ☆20Updated 5 years ago
- Chisel Cheatsheet☆34Updated 2 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated last month
- ☆12Updated 4 years ago
- ☆15Updated 4 years ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆30Updated last month
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Updated 2 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆76Updated last year
- Fluid Pipelines☆11Updated 7 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆149Updated 2 weeks ago