ucb-bar / barstoolsLinks
Useful utilities for BAR projects
☆32Updated last year
Alternatives and similar repositories for barstools
Users that are interested in barstools are comparing it to the libraries listed below
Sorting:
- A scala based simulator for circuits described by a LoFirrtl file☆49Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- ☆86Updated 4 months ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 2 weeks ago
- Provides various testers for chisel users☆99Updated 2 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- Chisel/Firrtl execution engine☆153Updated last year
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- A coverage library for Chisel designs☆11Updated 5 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆66Updated 2 years ago
- ☆20Updated 5 years ago
- SoCRocket - Core Repository☆38Updated 8 years ago
- BSC Development Workstation (BDW)☆32Updated 11 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆148Updated 2 months ago
- Chisel Cheatsheet☆34Updated 2 years ago
- ☆67Updated 2 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆116Updated 5 months ago
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆31Updated 4 years ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- ☆56Updated 3 years ago