nullromo / compression-acceleratorLinks
Implementation of the Snappy compression algorithm as a RoCC accelerator
☆12Updated 6 years ago
Alternatives and similar repositories for compression-accelerator
Users that are interested in compression-accelerator are comparing it to the libraries listed below
Sorting:
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- ☆27Updated 5 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆15Updated 5 months ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Updated 11 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 7 months ago
- ☆29Updated 2 weeks ago
- ☆14Updated last week
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- ☆10Updated 3 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 3 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- ☆13Updated 7 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 11 months ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 6 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 5 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆17Updated 2 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- ☆19Updated last month
- ☆29Updated 5 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Updated 2 years ago
- ☆18Updated this week
- APB Logic☆20Updated this week
- CNN accelerator☆27Updated 8 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆21Updated 12 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆40Updated last week