rhit-neuro / decaLinks
☆22Updated 4 years ago
Alternatives and similar repositories for deca
Users that are interested in deca are comparing it to the libraries listed below
Sorting:
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- ☆33Updated 5 months ago
- ☆80Updated last year
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Pure digital components of a UCIe controller☆69Updated this week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- chipyard in mill :P☆78Updated last year
- ☆20Updated 5 years ago
- Chisel Learning Journey☆110Updated 2 years ago
- RocketChip RoCC Accelerator template (Risc-V, Chisel )(加速器开发项目框架)☆15Updated 6 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- ☆66Updated 3 years ago
- Chisel implementation of AES☆23Updated 5 years ago
- A prototype GUI for chisel-development☆52Updated 5 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- ☆53Updated 6 years ago
- Chisel components for FPGA projects☆126Updated last year
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- A dynamic verification library for Chisel.☆155Updated 10 months ago
- For contributions of Chisel IP to the chisel community.☆65Updated 10 months ago
- Provides dot visualizations of chisel/firrtl circuits☆120Updated 2 years ago
- Public release☆57Updated 6 years ago
- A vector processor implemented in Chisel☆21Updated 11 years ago
- Floating point modules for CHISEL☆31Updated 10 years ago
- Advanced Architecture Labs with CVA6☆67Updated last year
- eyeriss-chisel3☆41Updated 3 years ago