rhit-neuro / decaLinks
☆21Updated 4 years ago
Alternatives and similar repositories for deca
Users that are interested in deca are comparing it to the libraries listed below
Sorting:
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- ☆33Updated 2 months ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago
- ☆31Updated 2 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- chipyard in mill :P☆78Updated last year
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆40Updated last year
- Floating point modules for CHISEL☆32Updated 10 years ago
- ☆66Updated 3 years ago
- RocketChip RoCC Accelerator template (Risc-V, Chisel )(加速器开发项目框架)☆15Updated 5 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- ☆81Updated last year
- Chisel Cheatsheet☆33Updated 2 years ago
- Chisel implementation of AES☆23Updated 5 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- Pure digital components of a UCIe controller☆63Updated this week
- Advanced Architecture Labs with CVA6☆61Updated last year
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- A prototype GUI for chisel-development☆52Updated 4 years ago
- ☆15Updated 4 years ago
- Spike with a coherence supported cache model☆13Updated 10 months ago