rhit-neuro / decaLinks
☆22Updated 5 years ago
Alternatives and similar repositories for deca
Users that are interested in deca are comparing it to the libraries listed below
Sorting:
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆159Updated last year
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- ☆81Updated last year
- Chisel Learning Journey☆111Updated 2 years ago
- ☆20Updated 5 years ago
- ☆33Updated 8 months ago
- Floating point modules for CHISEL☆32Updated 11 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 5 years ago
- An open-source UCIe controller implementation☆77Updated last week
- Provides various testers for chisel users☆100Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- chipyard in mill :P☆77Updated 2 years ago
- Chisel components for FPGA projects☆127Updated 2 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- ☆66Updated 3 years ago
- A DSL for Systolic Arrays☆82Updated 7 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 10 years ago
- A prototype GUI for chisel-development☆51Updated 5 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆64Updated 2 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆234Updated 10 months ago
- A dynamic verification library for Chisel.☆159Updated last year
- ☆57Updated 6 years ago
- ☆37Updated 7 years ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- Public release☆58Updated 6 years ago
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆69Updated last year
- Chisel Cheatsheet☆34Updated 2 years ago
- Chisel implementation of AES☆23Updated 5 years ago