cnrv / fpga-rocket-chipLinks
Wrapper for Rocket-Chip on FPGAs
☆134Updated 2 years ago
Alternatives and similar repositories for fpga-rocket-chip
Users that are interested in fpga-rocket-chip are comparing it to the libraries listed below
Sorting:
- Comment on the rocket-chip source code☆179Updated 6 years ago
- A Chisel RTL generator for network-on-chip interconnects☆198Updated 3 weeks ago
- Run rocket-chip on FPGA☆68Updated 6 months ago
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- CVA6 SDK containing RISC-V tools and Buildroot☆66Updated 11 months ago
- ☆158Updated last month
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Chisel Learning Journey☆109Updated 2 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- Vector processor for RISC-V vector ISA☆119Updated 4 years ago
- Verilog Configurable Cache☆178Updated 6 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- Instruction Set Generator initially contributed by Futurewei☆284Updated last year
- ☆175Updated last year
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆231Updated 9 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆174Updated 3 weeks ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year
- ☆86Updated this week
- RISC-V Torture Test☆195Updated 10 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆198Updated 2 months ago
- Provides dot visualizations of chisel/firrtl circuits☆119Updated 2 years ago
- Pure digital components of a UCIe controller☆63Updated this week
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆148Updated 3 months ago
- Chisel examples and code snippets☆251Updated 2 years ago
- Unit tests generator for RVV 1.0☆85Updated 3 weeks ago
- An AXI4 crossbar implementation in SystemVerilog☆154Updated 3 weeks ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- Provides various testers for chisel users☆100Updated 2 years ago