cnrv / fpga-rocket-chipLinks
Wrapper for Rocket-Chip on FPGAs
☆136Updated 2 years ago
Alternatives and similar repositories for fpga-rocket-chip
Users that are interested in fpga-rocket-chip are comparing it to the libraries listed below
Sorting:
- Comment on the rocket-chip source code☆180Updated 6 years ago
- Run rocket-chip on FPGA☆70Updated 9 months ago
- A Chisel RTL generator for network-on-chip interconnects☆207Updated this week
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆62Updated 2 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆206Updated 2 months ago
- RISC-V Torture Test☆197Updated last year
- Chisel Learning Journey☆109Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Documentation for RISC-V Spike☆102Updated 6 years ago
- A dynamic verification library for Chisel.☆154Updated 9 months ago
- ☆182Updated last year
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Updated last year
- Instruction Set Generator initially contributed by Futurewei☆292Updated last year
- CVA6 SDK containing RISC-V tools and Buildroot☆72Updated last month
- Chisel examples and code snippets☆257Updated 3 years ago
- Vector processor for RISC-V vector ISA☆126Updated 4 years ago
- RiVEC Bencmark Suite☆120Updated 8 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆151Updated 6 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- ☆97Updated this week
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Modeling Architectural Platform☆200Updated 2 weeks ago
- A Fast, Low-Overhead On-chip Network☆221Updated 3 weeks ago
- Verilog Configurable Cache☆181Updated 8 months ago
- ☆81Updated last year
- XiangShan Frontend Develop Environment☆64Updated this week
- Modern co-simulation framework for RISC-V CPUs☆148Updated last week
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆57Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆121Updated 2 years ago