cnrv / fpga-rocket-chipLinks
Wrapper for Rocket-Chip on FPGAs
☆134Updated 2 years ago
Alternatives and similar repositories for fpga-rocket-chip
Users that are interested in fpga-rocket-chip are comparing it to the libraries listed below
Sorting:
- Comment on the rocket-chip source code☆179Updated 6 years ago
- Run rocket-chip on FPGA☆68Updated 6 months ago
- A Chisel RTL generator for network-on-chip interconnects☆198Updated 3 weeks ago
- CVA6 SDK containing RISC-V tools and Buildroot☆66Updated 11 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- ☆158Updated last month
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- Vector processor for RISC-V vector ISA☆119Updated 4 years ago
- Chisel Learning Journey☆109Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆198Updated 2 months ago
- ☆86Updated this week
- ☆175Updated last year
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- ☆81Updated last year
- An AXI4 crossbar implementation in SystemVerilog☆154Updated 3 weeks ago
- A matrix extension proposal for AI applications under RISC-V architecture☆148Updated 3 months ago
- Chisel examples and code snippets☆251Updated 2 years ago
- RISC-V Torture Test☆195Updated 10 months ago
- Provides dot visualizations of chisel/firrtl circuits☆119Updated 2 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- Documentation for RISC-V Spike☆99Updated 6 years ago
- Verilog Configurable Cache☆178Updated 6 months ago
- Various caches written in Verilog-HDL☆124Updated 10 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 10 months ago
- Modern co-simulation framework for RISC-V CPUs☆145Updated this week
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆273Updated 3 weeks ago
- RiVEC Bencmark Suite☆115Updated 6 months ago