Alternatives and similar repositories for fpga-rocket-chip:

Users that are interested in fpga-rocket-chip are comparing it to the libraries listed below

• cnrv / rocket-chip-read
  Comment on the rocket-chip source code
  ☆171Updated 6 years ago
• sycuricon / starship
  Run rocket-chip on FPGA
  ☆64Updated 3 months ago
• ucb-bar / constellation
  A Chisel RTL generator for network-on-chip interconnects
  ☆183Updated 3 months ago
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆179Updated 7 months ago
• RV-BOSC / OpenNoC
  ☆114Updated last week
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆205Updated 4 years ago
• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆181Updated 2 weeks ago
• Intensivate / learning-journey
  Chisel Learning Journey
  ☆108Updated last year
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆272Updated last year
• ccelio / chisel-style-guide
  A Style Guide for the Chisel Hardware Construction Language
  ☆107Updated 3 years ago
• poweihuang17 / Documentation_Spike
  Documentation for RISC-V Spike
  ☆99Updated 6 years ago
• IObundle / iob-cache
  Verilog Configurable Cache
  ☆170Updated 2 months ago
• chiselverify / chiselverify
  A dynamic verification library for Chisel.
  ☆146Updated 3 months ago
• openhwgroup / cva6-sdk
  CVA6 SDK containing RISC-V tools and Buildroot
  ☆61Updated 7 months ago
• freechipsproject / chisel-testers
  Provides various testers for chisel users
  ☆101Updated 2 years ago
• li3tuo4 / rc-fpga-zcu
  Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)
  ☆58Updated last year
• schoeberl / chisel-examples
  Chisel examples and code snippets
  ☆243Updated 2 years ago
• ic-lab-duth / RISC-V-Vector
  Vector processor for RISC-V vector ISA
  ☆113Updated 4 years ago
• ucb-bar / chiseltest
  The batteries-included testing and formal verification library for Chisel-based RTL designs.
  ☆231Updated 6 months ago
• ucb-bar / hwacha
  Microarchitecture implementation of the decoupled vector-fetch accelerator
  ☆149Updated last year
• sifive / block-inclusivecache-sifive
  ☆77Updated 2 years ago
• chipsalliance / rocket-tools
  Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)
  ☆53Updated last year
• pulp-platform / FlooNoC
  A Fast, Low-Overhead On-chip Network
  ☆169Updated last week
• ucb-bar / sha3
  ☆78Updated 11 months ago
• dpretet / axi-crossbar
  An AXI4 crossbar implementation in SystemVerilog
  ☆131Updated 2 months ago
• sparcians / map
  Modeling Architectural Platform
  ☆177Updated this week
• chipsalliance / playground
  chipyard in mill :P
  ☆77Updated last year
• riscv / riscv-CMOs
  ☆84Updated 2 years ago
• tukl-msd / DRAMSys
  DRAMSys a SystemC TLM-2.0 based DRAM simulator.
  ☆242Updated 3 months ago
• riscv-boom / riscv-coremark
  Setup scripts and files needed to compile CoreMark on RISC-V
  ☆64Updated 7 months ago