cnrv / fpga-rocket-chipView external linksLinks
Wrapper for Rocket-Chip on FPGAs
☆137Oct 5, 2022Updated 3 years ago
Alternatives and similar repositories for fpga-rocket-chip
Users that are interested in fpga-rocket-chip are comparing it to the libraries listed below
Sorting:
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 3 months ago
- Support for Rocket Chip on Zynq FPGAs☆415Jan 29, 2019Updated 7 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆1,049Feb 4, 2026Updated last week
- ☆13Jan 20, 2021Updated 5 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆60Oct 1, 2023Updated 2 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Apr 6, 2020Updated 5 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 5 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,138Updated this week
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 5 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆64Mar 21, 2023Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 6 years ago
- Rocket Chip Generator☆3,677Jan 9, 2026Updated last month
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆27Aug 10, 2020Updated 5 years ago
- ☆22Oct 24, 2020Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆75Feb 19, 2020Updated 5 years ago
- Run rocket-chip on FPGA☆77Nov 16, 2025Updated 2 months ago
- RocketChip RoCC Accelerator template (Risc-V, Chisel )(加速器开发项目框架)☆15Sep 5, 2019Updated 6 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆107Nov 14, 2018Updated 7 years ago
- educational microarchitectures for risc-v isa☆737Sep 1, 2025Updated 5 months ago
- ☆13Aug 22, 2022Updated 3 years ago
- ☆82Feb 27, 2024Updated last year
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Nov 24, 2019Updated 6 years ago
- Chisel Learning Journey☆111Apr 5, 2023Updated 2 years ago
- Naïve MIPS32 SoC implementation☆118Jun 23, 2020Updated 5 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆127Jul 11, 2025Updated 7 months ago
- Simple runtime for Pulp platforms☆51Feb 2, 2026Updated last week
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Feb 19, 2025Updated 11 months ago
- A template project for beginning new Chisel work☆690Jan 29, 2026Updated 2 weeks ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- PCB libraries and templates for rocket-chip based FPGA/ASIC designs☆15Feb 6, 2025Updated last year
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated 7 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆603Aug 9, 2024Updated last year
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 2 months ago