CMUAbstract / Rocket-Chip-RoCC
This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.
☆11Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for Rocket-Chip-RoCC
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆22Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆52Updated 4 years ago
- ☆20Updated 4 years ago
- ☆31Updated last month
- ☆37Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆48Updated 4 years ago
- HLS for Networks-on-Chip☆31Updated 3 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆57Updated last year
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆49Updated 4 years ago
- upstream: https://github.com/RALC88/gem5☆32Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆47Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- ☆42Updated 3 years ago
- Basic floating-point components for RISC-V processors☆64Updated 4 years ago
- The RTL source for AnyCore RISC-V☆30Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆56Updated 2 weeks ago
- ☆75Updated 2 years ago
- Chisel implementation of AES☆23Updated 4 years ago
- ☆33Updated 3 years ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆10Updated 6 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆18Updated 3 years ago
- Public release☆46Updated 5 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆16Updated 9 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- ☆24Updated 9 months ago