CMUAbstract / Rocket-Chip-RoCC
This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.
☆11Updated 6 years ago
Alternatives and similar repositories for Rocket-Chip-RoCC:
Users that are interested in Rocket-Chip-RoCC are comparing it to the libraries listed below
- Tests for example Rocket Custom Coprocessors☆69Updated 5 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆52Updated 4 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated 2 years ago
- upstream: https://github.com/RALC88/gem5☆31Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆58Updated last year
- ☆41Updated 6 years ago
- ☆42Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- ☆77Updated 2 years ago
- ☆32Updated this week
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- For contributions of Chisel IP to the chisel community.☆59Updated 3 months ago
- Spike with a coherence supported cache model☆13Updated 7 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- The RTL source for AnyCore RISC-V☆31Updated 2 years ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆10Updated 7 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆37Updated 2 years ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- ☆21Updated 4 years ago
- ☆42Updated this week
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆23Updated this week
- Provides dot visualizations of chisel/firrtl circuites☆12Updated 5 years ago
- ☆24Updated 5 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆55Updated last month