CMUAbstract / Rocket-Chip-RoCCLinks
This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.
☆12Updated 7 years ago
Alternatives and similar repositories for Rocket-Chip-RoCC
Users that are interested in Rocket-Chip-RoCC are comparing it to the libraries listed below
Sorting:
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- ☆81Updated last year
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆69Updated last year
- Public release☆58Updated 6 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆55Updated 8 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 5 years ago
- A prototype GUI for chisel-development☆51Updated 5 years ago
- Project repo for the POSH on-chip network generator☆52Updated 8 months ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- ☆88Updated 2 weeks ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆60Updated 3 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- ☆57Updated 6 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated 2 weeks ago
- A vector processor implemented in Chisel☆21Updated 11 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- The official NaplesPU hardware code repository☆20Updated 6 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆71Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- cycle accurate Network-on-Chip Simulator☆31Updated 2 years ago
- ☆66Updated 3 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆64Updated 2 years ago