CMUAbstract / Rocket-Chip-RoCCLinks
This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.
☆12Updated 7 years ago
Alternatives and similar repositories for Rocket-Chip-RoCC
Users that are interested in Rocket-Chip-RoCC are comparing it to the libraries listed below
Sorting:
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆29Updated 2 years ago
- The official NaplesPU hardware code repository☆21Updated 6 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- Chisel components for FPGA projects☆128Updated 2 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- ☆82Updated last year
- Examples for creating AXI-interfaced peripherals in Chisel☆75Updated 10 years ago
- ☆90Updated last month
- Public release☆58Updated 6 years ago
- ☆66Updated 3 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 5 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆56Updated 8 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆46Updated last week
- cycle accurate Network-on-Chip Simulator☆31Updated 3 weeks ago
- ☆58Updated 6 years ago
- ☆22Updated 5 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- An open-source UCIe controller implementation☆82Updated last week
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- Ratatoskr NoC Simulator☆29Updated 4 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated last month
- HLS for Networks-on-Chip☆39Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆74Updated 6 years ago
- ☆29Updated 6 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- ☆36Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆79Updated 2 months ago