CMUAbstract / Rocket-Chip-RoCC
This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.
☆11Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for Rocket-Chip-RoCC
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆52Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- ☆37Updated 5 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆19Updated 3 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆10Updated 6 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆22Updated last year
- HLS for Networks-on-Chip☆30Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆49Updated 4 years ago
- ☆21Updated last month
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 3 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆54Updated last year
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- Original test vector of RISC-V Vector Extension☆11Updated 3 years ago
- ☆21Updated 4 years ago
- ☆42Updated 3 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- ☆74Updated 2 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆47Updated 2 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- For contributions of Chisel IP to the chisel community.☆55Updated this week
- The RTL source for AnyCore RISC-V☆30Updated 2 years ago
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆35Updated 5 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆16Updated 9 years ago
- scratchip is a framework that can help to build your Chisel and Verilog/Systemverilog project easier.☆15Updated 2 years ago
- ☆31Updated last month
- ☆25Updated 4 years ago