CMUAbstract / Rocket-Chip-RoCCLinks
This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.
☆12Updated 6 years ago
Alternatives and similar repositories for Rocket-Chip-RoCC
Users that are interested in Rocket-Chip-RoCC are comparing it to the libraries listed below
Sorting:
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆26Updated 2 years ago
- ☆81Updated last year
- ☆52Updated 6 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- The official NaplesPU hardware code repository☆17Updated 6 years ago
- A prototype GUI for chisel-development☆52Updated 5 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆51Updated 8 years ago
- Pure digital components of a UCIe controller☆67Updated last month
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆60Updated 3 weeks ago
- cycle accurate Network-on-Chip Simulator☆29Updated 2 years ago
- Public release☆57Updated 5 years ago
- ☆73Updated last week
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 3 weeks ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- ☆33Updated 4 months ago
- Chisel components for FPGA projects☆126Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated this week
- For contributions of Chisel IP to the chisel community.☆64Updated 9 months ago
- ☆22Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Project repo for the POSH on-chip network generator☆49Updated 4 months ago
- Chisel Learning Journey☆109Updated 2 years ago
- ☆33Updated 4 months ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 5 years ago
- ☆66Updated 3 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆45Updated 3 years ago