CMUAbstract / Rocket-Chip-RoCCLinks
This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.
☆12Updated 6 years ago
Alternatives and similar repositories for Rocket-Chip-RoCC
Users that are interested in Rocket-Chip-RoCC are comparing it to the libraries listed below
Sorting:
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated 2 weeks ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆26Updated 2 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- ☆33Updated 2 months ago
- ☆62Updated this week
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- The official NaplesPU hardware code repository☆16Updated 5 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated 2 weeks ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆20Updated 4 years ago
- ☆30Updated last month
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 7 months ago
- ☆30Updated 6 months ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- A prototype GUI for chisel-development☆52Updated 4 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆15Updated 6 months ago
- matrix-coprocessor for RISC-V☆17Updated last month
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago