ucb-bar / berkeley-hardfloatLinks
☆326Updated 8 months ago
Alternatives and similar repositories for berkeley-hardfloat
Users that are interested in berkeley-hardfloat are comparing it to the libraries listed below
Sorting:
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆500Updated 3 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆231Updated 9 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆236Updated last year
- Instruction Set Generator initially contributed by Futurewei☆284Updated last year
- RISC-V Torture Test☆195Updated 10 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆257Updated 2 weeks ago
- Chisel examples and code snippets☆251Updated 2 years ago
- Common SystemVerilog components☆623Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆429Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆575Updated last week
- VeeR EL2 Core☆278Updated 2 weeks ago
- RISC-V CPU Core☆327Updated 11 months ago
- A Chisel RTL generator for network-on-chip interconnects☆198Updated 3 weeks ago
- Simple RISC-V 3-stage Pipeline in Chisel☆577Updated 9 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆257Updated last month
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆320Updated 5 months ago
- ☆238Updated 2 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆201Updated this week
- Verilog Configurable Cache☆178Updated 6 months ago
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- Comment on the rocket-chip source code☆179Updated 6 years ago
- ☆159Updated last month
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆281Updated 2 weeks ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 6 months ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆209Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuits☆119Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Bus bridges and other odds and ends☆563Updated last month