ucb-bar / berkeley-hardfloatLinks
☆337Updated 11 months ago
Alternatives and similar repositories for berkeley-hardfloat
Users that are interested in berkeley-hardfloat are comparing it to the libraries listed below
Sorting:
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆523Updated 3 weeks ago
- Instruction Set Generator initially contributed by Futurewei☆293Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Updated last year
- Verilog Configurable Cache☆181Updated 8 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated 2 months ago
- Chisel examples and code snippets☆257Updated 3 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆454Updated last month
- RISC-V Torture Test☆197Updated last year
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆439Updated 3 months ago
- VeeR EL2 Core☆296Updated this week
- A Chisel RTL generator for network-on-chip interconnects☆207Updated 2 weeks ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 9 months ago
- ☆244Updated 2 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆382Updated last month
- Common SystemVerilog components☆653Updated 2 weeks ago
- ☆295Updated 3 weeks ago
- A Library of Chisel3 Tools for Digital Signal Processing☆238Updated last year
- A Fast, Low-Overhead On-chip Network☆221Updated last month
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆290Updated 3 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆270Updated 4 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆600Updated 3 weeks ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆206Updated 2 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- RISC-V CPU Core☆372Updated 2 months ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- A dynamic verification library for Chisel.☆155Updated 9 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆279Updated 4 months ago
- Code used in☆194Updated 8 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆323Updated 8 months ago
- Comment on the rocket-chip source code☆180Updated 6 years ago