☆379Sep 12, 2025Updated 8 months ago
Alternatives and similar repositories for berkeley-hardfloat
Users that are interested in berkeley-hardfloat are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open source high performance IEEE-754 floating unit☆94Feb 26, 2024Updated 2 years ago
- ☆90Apr 21, 2026Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆603May 7, 2026Updated last week
- A Library of Chisel3 Tools for Digital Signal Processing☆248Apr 29, 2024Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,251Apr 29, 2026Updated 3 weeks ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,161Mar 11, 2026Updated 2 months ago
- Berkeley's Spatial Array Generator☆1,306Mar 29, 2026Updated last month
- A template project for beginning new Chisel work☆698Feb 24, 2026Updated 2 months ago
- Flexible Intermediate Representation for RTL☆750Aug 20, 2024Updated last year
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 5 months ago
- Rocket Chip Generator☆3,768Apr 21, 2026Updated 3 weeks ago
- Floating point modules for CHISEL☆32Nov 2, 2014Updated 11 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆235Aug 19, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,661Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Chisel RTL generator for network-on-chip interconnects☆231Nov 7, 2025Updated 6 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆609Aug 9, 2024Updated last year
- TestFloat release 3☆74Mar 7, 2025Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆522May 6, 2026Updated 2 weeks ago
- RISC-V Torture Test☆216Jul 11, 2024Updated last year
- Chisel library for Unum Type-III Posit Arithmetic☆46Apr 2, 2025Updated last year
- Basic floating-point components for RISC-V processors☆69Dec 4, 2019Updated 6 years ago
- The OpenPiton Platform☆790Feb 25, 2026Updated 2 months ago
- chisel tutorial exercises and answers☆752Jan 6, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- educational microarchitectures for risc-v isa☆748Sep 1, 2025Updated 8 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- Digital Design with Chisel☆914Apr 30, 2026Updated 2 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,231Apr 17, 2026Updated last month
- synthesiseable ieee 754 floating point library in verilog☆739Mar 13, 2023Updated 3 years ago
- A Linux-capable RISC-V multicore for and by the world☆801Apr 24, 2026Updated 3 weeks ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- ☆12Jan 19, 2022Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆25Dec 4, 2025Updated 5 months ago
- ☆81Feb 27, 2024Updated 2 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆905May 10, 2026Updated last week
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆237Dec 22, 2025Updated 4 months ago
- Common SystemVerilog components☆747May 7, 2026Updated last week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,015Updated this week
- Circuit IR Compilers and Tools☆2,129Updated this week