☆367Sep 12, 2025Updated 5 months ago
Alternatives and similar repositories for berkeley-hardfloat
Users that are interested in berkeley-hardfloat are comparing it to the libraries listed below
Sorting:
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆570Oct 21, 2025Updated 4 months ago
- ☆87Jan 30, 2026Updated last month
- Open source high performance IEEE-754 floating unit☆90Feb 26, 2024Updated 2 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆244Apr 29, 2024Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,149Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,079Feb 5, 2026Updated 3 weeks ago
- Berkeley's Spatial Array Generator☆1,225Updated this week
- A Chisel RTL generator for network-on-chip interconnects☆226Nov 7, 2025Updated 3 months ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- A template project for beginning new Chisel work☆691Jan 29, 2026Updated last month
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 3 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- Rocket Chip Generator☆3,696Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,187May 26, 2025Updated 9 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆490Nov 27, 2025Updated 3 months ago
- Chisel: A Modern Hardware Design Language☆4,588Updated this week
- A Linux-capable RISC-V multicore for and by the world☆769Feb 9, 2026Updated 2 weeks ago
- educational microarchitectures for risc-v isa☆740Sep 1, 2025Updated 5 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆162Jan 25, 2024Updated 2 years ago
- The OpenPiton Platform☆772Updated this week
- chisel tutorial exercises and answers☆747Jan 6, 2022Updated 4 years ago
- RISC-V Torture Test☆214Jul 11, 2024Updated last year
- Digital Design with Chisel☆898Updated this week
- ☆12Jan 19, 2022Updated 4 years ago
- synthesiseable ieee 754 floating point library in verilog☆718Mar 13, 2023Updated 2 years ago
- Floating point modules for CHISEL☆32Nov 2, 2014Updated 11 years ago
- Common SystemVerilog components☆713Updated this week
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- Basic floating-point components for RISC-V processors☆67Dec 4, 2019Updated 6 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆45Apr 2, 2025Updated 10 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,500Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆196Updated this week
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆235Dec 22, 2025Updated 2 months ago
- ☆24Dec 4, 2025Updated 2 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆313Feb 20, 2026Updated last week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆871Jan 31, 2026Updated last month
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year