☆389Jun 14, 2026Updated last month
Alternatives and similar repositories for berkeley-hardfloat
Users that are interested in berkeley-hardfloat are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆630Jul 24, 2026Updated 2 weeks ago
- Open source high performance IEEE-754 floating unit☆99Feb 26, 2024Updated 2 years ago
- ☆92Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,213Jul 22, 2026Updated 2 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,350Jul 29, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A Library of Chisel3 Tools for Digital Signal Processing☆249Apr 29, 2024Updated 2 years ago
- Berkeley's Spatial Array Generator☆1,418Jun 30, 2026Updated last month
- Rocket Chip Generator☆3,840Jun 2, 2026Updated 2 months ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- RISC-V Torture Test☆220Jul 11, 2024Updated 2 years ago
- A template project for beginning new Chisel work☆707Feb 24, 2026Updated 5 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆46Apr 2, 2025Updated last year
- A Heterogeneous GPU Platform for AI and Neural Graphics☆65Jun 22, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Chisel: A Modern Hardware Design Language☆4,754Updated this week
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 8 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- ☆28Dec 4, 2025Updated 8 months ago
- educational microarchitectures for risc-v isa☆753Sep 1, 2025Updated 11 months ago
- Basic floating-point components for RISC-V processors☆69Dec 4, 2019Updated 6 years ago
- A Chisel RTL generator for network-on-chip interconnects☆233Nov 7, 2025Updated 9 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,274May 29, 2026Updated 2 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- chisel tutorial exercises and answers☆757Jan 6, 2022Updated 4 years ago
- TestFloat release 3☆77Mar 7, 2025Updated last year
- The OpenPiton Platform☆808Feb 25, 2026Updated 5 months ago
- Digital Design with Chisel☆925Jul 21, 2026Updated 2 weeks ago
- synthesiseable ieee 754 floating point library in verilog☆750Mar 13, 2023Updated 3 years ago
- Floating point modules for CHISEL☆32Nov 2, 2014Updated 11 years ago
- A Linux-capable RISC-V multicore for and by the world☆824Jul 13, 2026Updated 3 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆534Updated this week
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,060Updated this week
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- RISC-V Processor Trace Specification☆220Updated this week
- Hardfloat using chisel3☆16Sep 23, 2020Updated 5 years ago
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,147Sep 10, 2024Updated last year
- ☆81Feb 27, 2024Updated 2 years ago