☆368Sep 12, 2025Updated 6 months ago
Alternatives and similar repositories for berkeley-hardfloat
Users that are interested in berkeley-hardfloat are comparing it to the libraries listed below
Sorting:
- Open source high performance IEEE-754 floating unit☆91Feb 26, 2024Updated 2 years ago
- ☆88Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆577Mar 11, 2026Updated last week
- A Library of Chisel3 Tools for Digital Signal Processing☆245Apr 29, 2024Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,183Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,105Mar 11, 2026Updated last week
- Berkeley's Spatial Array Generator☆1,251Updated this week
- A template project for beginning new Chisel work☆694Feb 24, 2026Updated 3 weeks ago
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 3 months ago
- Rocket Chip Generator☆3,722Feb 25, 2026Updated 3 weeks ago
- Floating point modules for CHISEL☆32Nov 2, 2014Updated 11 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,611Updated this week
- A Chisel RTL generator for network-on-chip interconnects☆226Nov 7, 2025Updated 4 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆603Aug 9, 2024Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆500Updated this week
- TestFloat release 3☆73Mar 7, 2025Updated last year
- RISC-V Torture Test☆214Jul 11, 2024Updated last year
- Chisel library for Unum Type-III Posit Arithmetic☆45Apr 2, 2025Updated 11 months ago
- Basic floating-point components for RISC-V processors☆68Dec 4, 2019Updated 6 years ago
- The OpenPiton Platform☆777Feb 25, 2026Updated 3 weeks ago
- chisel tutorial exercises and answers☆748Jan 6, 2022Updated 4 years ago
- educational microarchitectures for risc-v isa☆740Sep 1, 2025Updated 6 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆164Jan 25, 2024Updated 2 years ago
- Digital Design with Chisel☆899Mar 13, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 9 months ago
- synthesiseable ieee 754 floating point library in verilog☆724Mar 13, 2023Updated 3 years ago
- A Linux-capable RISC-V multicore for and by the world☆784Updated this week
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- ☆12Jan 19, 2022Updated 4 years ago
- ☆25Dec 4, 2025Updated 3 months ago
- ☆80Feb 27, 2024Updated 2 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆878Updated this week
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆235Dec 22, 2025Updated 2 months ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,001Mar 9, 2026Updated last week
- Circuit IR Compilers and Tools☆2,065Updated this week
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 8 years ago