freechipsproject / firrtl-interpreter
A scala based simulator for circuits described by a LoFirrtl file
☆47Updated 2 years ago
Alternatives and similar repositories for firrtl-interpreter:
Users that are interested in firrtl-interpreter are comparing it to the libraries listed below
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆99Updated 5 years ago
- Chisel/Firrtl execution engine☆153Updated 6 months ago
- Provides various testers for chisel users☆100Updated 2 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆139Updated 3 weeks ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuits☆118Updated last year
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- The specification for the FIRRTL language☆51Updated last week
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 5 years ago
- Useful utilities for BAR projects☆31Updated last year
- (System)Verilog to Chisel translator☆111Updated 2 years ago
- ☆45Updated 2 months ago
- SoCRocket - Core Repository☆35Updated 8 years ago
- A Rocket-based RISC-V superscalar in-order core☆30Updated this week
- A dynamic verification library for Chisel.☆146Updated 4 months ago
- Chisel components for FPGA projects☆121Updated last year
- ☆82Updated last month
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆87Updated 5 years ago
- ☆102Updated 2 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 4 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆155Updated 4 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆150Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Main page☆125Updated 5 years ago
- A time-predictable processor for mixed-criticality systems☆58Updated 4 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 6 months ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆170Updated 7 months ago
- For contributions of Chisel IP to the chisel community.☆59Updated 4 months ago
- Chisel Cheatsheet☆33Updated last year