A scala based simulator for circuits described by a LoFirrtl file
☆50Jan 12, 2023Updated 3 years ago
Alternatives and similar repositories for firrtl-interpreter
Users that are interested in firrtl-interpreter are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- Useful utilities for BAR projects☆31Jan 3, 2024Updated 2 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- Flexible Intermediate Representation for RTL☆747Aug 20, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated 2 years ago
- The specification for the FIRRTL language☆67Oct 2, 2026Updated last week
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆250Apr 29, 2024Updated 2 years ago
- ☆139May 13, 2022Updated 4 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated last year
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- ☆92Updated this week
- ☆81Feb 27, 2024Updated 2 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated 2 years ago
- RISC-V Frontend Server☆65Mar 31, 2019Updated 7 years ago
- ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor☆11Aug 23, 2017Updated 9 years ago
- ☆54Jan 9, 2026Updated 9 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆328Aug 7, 2026Updated 2 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Common RTL blocks used in SiFive's projects☆194May 13, 2022Updated 4 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- A Verilog Synthesis Regression Test☆40Jan 19, 2026Updated 8 months ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆29Aug 10, 2020Updated 6 years ago
- ☆106Jun 27, 2022Updated 4 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 9 years ago
- ☆20Feb 9, 2020Updated 6 years ago
- Cryptography accelerator core (for AES128/AES256 and SHA256) designed in Chisel3, primarily targeting ASIC platforms.☆11Jan 11, 2021Updated 5 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆17Nov 15, 2022Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆62Oct 1, 2023Updated 3 years ago
- AWS Shell for FireSim☆14Nov 13, 2024Updated last year
- An application to simulate Tomasulo's algorithm☆11Jan 16, 2014Updated 12 years ago
- A template project for beginning new Chisel work☆708Feb 24, 2026Updated 7 months ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,051Updated this week
- educational microarchitectures for risc-v isa☆759Sep 1, 2025Updated last year
- ☆113Feb 2, 2021Updated 5 years ago