A scala based simulator for circuits described by a LoFirrtl file
☆50Jan 12, 2023Updated 3 years ago
Alternatives and similar repositories for firrtl-interpreter
Users that are interested in firrtl-interpreter are comparing it to the libraries listed below
Sorting:
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Nov 22, 2019Updated 6 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆244Apr 29, 2024Updated last year
- ☆51Jan 9, 2026Updated last month
- RISC-V Frontend Server☆64Mar 31, 2019Updated 6 years ago
- The specification for the FIRRTL language☆62Feb 26, 2026Updated last week
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 2 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated last month
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆313Updated this week
- ☆80Feb 27, 2024Updated 2 years ago
- ☆87Jan 30, 2026Updated last month
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆60Oct 1, 2023Updated 2 years ago
- ☆20Feb 9, 2020Updated 6 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆27Aug 10, 2020Updated 5 years ago
- ☆114Feb 2, 2021Updated 5 years ago
- Public repository of the UCSC CMPE220 class project☆10Oct 8, 2017Updated 8 years ago
- ☆17Jan 6, 2024Updated 2 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- Native Linux KVM tool☆12Feb 4, 2026Updated last month
- ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor☆11Aug 23, 2017Updated 8 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆75Feb 19, 2020Updated 6 years ago
- The BERI and CHERI processor and hardware platform☆50Mar 27, 2017Updated 8 years ago
- ☆105Jun 27, 2022Updated 3 years ago
- ☆12May 20, 2021Updated 4 years ago
- A 32-bit Microcontroller for NEXYS4-DDR fpga based on mriscv.☆13Apr 12, 2017Updated 8 years ago
- AWS Shell for FireSim☆13Nov 13, 2024Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated last month