A scala based simulator for circuits described by a LoFirrtl file
☆50Jan 12, 2023Updated 3 years ago
Alternatives and similar repositories for firrtl-interpreter
Users that are interested in firrtl-interpreter are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- Useful utilities for BAR projects☆31Jan 3, 2024Updated 2 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- The specification for the FIRRTL language☆66Jun 27, 2026Updated last week
- A Library of Chisel3 Tools for Digital Signal Processing☆248Apr 29, 2024Updated 2 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 6 years ago
- ☆92May 29, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated 10 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- ☆81Feb 27, 2024Updated 2 years ago
- RISC-V Frontend Server☆65Mar 31, 2019Updated 7 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- ☆52Jan 9, 2026Updated 5 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆323Mar 6, 2026Updated 3 months ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆28Aug 10, 2020Updated 5 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆106Jun 27, 2022Updated 4 years ago
- A Verilog Synthesis Regression Test☆39Jan 19, 2026Updated 5 months ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 9 years ago
- ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor☆11Aug 23, 2017Updated 8 years ago
- ☆20Feb 9, 2020Updated 6 years ago
- Cryptography accelerator core (for AES128/AES256 and SHA256) designed in Chisel3, primarily targeting ASIC platforms.☆10Jan 11, 2021Updated 5 years ago
- AWS Shell for FireSim☆13Nov 13, 2024Updated last year
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆62Oct 1, 2023Updated 2 years ago
- Chisel: A Modern Hardware Design Language☆4,701Jun 28, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A template project for beginning new Chisel work☆704Feb 24, 2026Updated 4 months ago
- An application to simulate Tomasulo's algorithm☆11Jan 16, 2014Updated 12 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,022Jun 26, 2026Updated last week
- educational microarchitectures for risc-v isa☆749Sep 1, 2025Updated 10 months ago
- ☆113Feb 2, 2021Updated 5 years ago
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year