freechipsproject / firrtl-interpreterLinks
A scala based simulator for circuits described by a LoFirrtl file
☆48Updated 2 years ago
Alternatives and similar repositories for firrtl-interpreter
Users that are interested in firrtl-interpreter are comparing it to the libraries listed below
Sorting:
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆142Updated last month
- Chisel/Firrtl execution engine☆153Updated 10 months ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Useful utilities for BAR projects☆31Updated last year
- Provides various testers for chisel users☆100Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuits☆119Updated 2 years ago
- (System)Verilog to Chisel translator☆115Updated 3 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated last month
- SoCRocket - Core Repository☆37Updated 8 years ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- ☆84Updated last week
- ☆47Updated last month
- The specification for the FIRRTL language☆58Updated last week
- A time-predictable processor for mixed-criticality systems☆58Updated 7 months ago
- ☆103Updated 2 years ago
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- Chisel components for FPGA projects☆124Updated last year
- A dynamic verification library for Chisel.☆151Updated 7 months ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- A Rocket-based RISC-V superscalar in-order core☆34Updated last month
- Chisel Learning Journey☆109Updated 2 years ago
- Mutation Cover with Yosys (MCY)☆84Updated 2 weeks ago
- A SystemVerilog source file pickler.☆57Updated 8 months ago
- LIS Network-on-Chip Implementation☆30Updated 8 years ago