freechipsproject / firrtl-interpreterLinks
A scala based simulator for circuits described by a LoFirrtl file
☆48Updated 2 years ago
Alternatives and similar repositories for firrtl-interpreter
Users that are interested in firrtl-interpreter are comparing it to the libraries listed below
Sorting:
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- Chisel/Firrtl execution engine☆153Updated 10 months ago
- Useful utilities for BAR projects☆32Updated last year
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆144Updated last month
- Provides various testers for chisel users☆100Updated 2 years ago
- ☆84Updated last month
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuits☆120Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆106Updated 2 months ago
- ☆47Updated 2 months ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated 2 months ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- A time-predictable processor for mixed-criticality systems☆59Updated 8 months ago
- The specification for the FIRRTL language☆58Updated 2 weeks ago
- (System)Verilog to Chisel translator☆115Updated 3 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- ☆103Updated 3 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- For contributions of Chisel IP to the chisel community.☆64Updated 8 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 2 months ago
- ☆66Updated 2 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆158Updated 5 years ago
- Main page☆126Updated 5 years ago
- Chisel components for FPGA projects☆125Updated last year
- educational microarchitectures for risc-v isa☆66Updated 6 years ago