OpenSoC Fabric - A Network-On-Chip Generator
☆18Jun 12, 2017Updated 8 years ago
Alternatives and similar repositories for OpenSoCFabric
Users that are interested in OpenSoCFabric are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆80Feb 27, 2024Updated 2 years ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- SystemVerilog file list pruner☆18Mar 2, 2026Updated last month
- SystemVerilog stuff and stuff.☆12Jun 2, 2016Updated 9 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55May 30, 2017Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆13Feb 13, 2021Updated 5 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- A programming language for FPGAs.☆20May 5, 2018Updated 7 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- ☆11Dec 18, 2017Updated 8 years ago
- ☆89Updated this week
- A Library of Chisel3 Tools for Digital Signal Processing☆245Apr 29, 2024Updated last year
- Equivalence checking with Yosys☆59Mar 31, 2026Updated 2 weeks ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- ☆38Jul 11, 2022Updated 3 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- Generic Logic Interfacing Project☆49Jul 29, 2020Updated 5 years ago
- Add support for debugging JITed code to ORC JIT from LLVM Kaleidoscope example☆13Jun 14, 2017Updated 8 years ago
- Testing Ibex build using Yosys and open source toolchains.☆11Oct 2, 2021Updated 4 years ago
- Unified RISC-V Access Platform project repository☆23Mar 23, 2026Updated 3 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- ☆10Jun 9, 2022Updated 3 years ago
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago
- Public release☆58Sep 3, 2019Updated 6 years ago
- Scalable Interface for RISC-V ISA Extensions☆25Apr 7, 2026Updated last week
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 7 months ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- VexRiscv reference platforms for the pqriscv project☆16Mar 9, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- ☆369Sep 12, 2025Updated 7 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆26Nov 15, 2021Updated 4 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆50Jan 12, 2023Updated 3 years ago
- ☆20Dec 23, 2020Updated 5 years ago
- simple hyperram controller☆12Feb 10, 2019Updated 7 years ago
- Craft 2 top-level repository☆14May 15, 2019Updated 6 years ago