OpenSoC Fabric - A Network-On-Chip Generator
☆18Jun 12, 2017Updated 8 years ago
Alternatives and similar repositories for OpenSoCFabric
Users that are interested in OpenSoCFabric are comparing it to the libraries listed below
Sorting:
- Z-scale Microarchitectural Implementation of RV32 ISA☆55May 30, 2017Updated 8 years ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- SystemVerilog file list pruner☆16Updated this week
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- Testing Ibex build using Yosys and open source toolchains.☆11Oct 2, 2021Updated 4 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- A programming language for FPGAs.☆20May 5, 2018Updated 7 years ago
- ☆80Feb 27, 2024Updated 2 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- ☆10Dec 18, 2017Updated 8 years ago
- SystemVerilog stuff and stuff.☆12Jun 2, 2016Updated 9 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Public release☆58Sep 3, 2019Updated 6 years ago
- ☆10Jun 9, 2022Updated 3 years ago
- ☆38Jul 11, 2022Updated 3 years ago
- ☆18Jan 15, 2026Updated last month
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- VexRiscv reference platforms for the pqriscv project☆16Mar 9, 2024Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆244Apr 29, 2024Updated last year
- ☆19Oct 28, 2024Updated last year
- A Barrel design of RV32I☆22Jul 30, 2023Updated 2 years ago
- ☆20Mar 1, 2021Updated 5 years ago
- Craft 2 top-level repository☆14May 15, 2019Updated 6 years ago
- Virtio implementation in SystemVerilog☆48Jan 23, 2018Updated 8 years ago
- Equivalence checking with Yosys☆58Feb 24, 2026Updated last week
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- Generic Logic Interfacing Project☆48Jul 29, 2020Updated 5 years ago
- ☆87Jan 30, 2026Updated last month
- ☆22Feb 22, 2020Updated 6 years ago
- ☆20Dec 23, 2020Updated 5 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- ☆26Sep 3, 2025Updated 6 months ago