ucb-bar/OpenSoCFabric external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

ucb-bar/OpenSoCFabric

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/ucb-bar/OpenSoCFabric)

Close

ucb-bar / OpenSoCFabricView on GitHubMore

• External links
• Readme badge

OpenSoC Fabric - A Network-On-Chip Generator

☆18Jun 12, 2017Updated 8 years ago

Alternatives and similar repositories for OpenSoCFabric

Users that are interested in OpenSoCFabric are comparing it to the libraries listed below

• ucb-bar / zscale

  View on GitHub
  Z-scale Microarchitectural Implementation of RV32 ISA
  ☆55May 30, 2017Updated 8 years ago
• ucb-bar / barstools

  View on GitHub
  Useful utilities for BAR projects
  ☆32Jan 3, 2024Updated 2 years ago
• Silimate / prunefl

  View on GitHub
  SystemVerilog file list pruner
  ☆16Updated this week
• asinghani / pifive-cpu

  View on GitHub
  RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator
  ☆10Dec 29, 2021Updated 4 years ago
• fukatani / systemverilog2verilog

  View on GitHub
  Converting systemverilog to verilog.
  ☆10Feb 15, 2018Updated 8 years ago
• SymbiFlow / ibex-yosys-build

  View on GitHub
  Testing Ibex build using Yosys and open source toolchains.
  ☆11Oct 2, 2021Updated 4 years ago
• easysoc / layered-firrtl

  View on GitHub
  This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl
  ☆11Nov 3, 2021Updated 4 years ago
• ucb-bar / chisel-awl

  View on GitHub
  ☆13Feb 13, 2021Updated 5 years ago
• maltanar / spmv-vector-cache

  View on GitHub
  A Vector Caching Scheme for Streaming FPGA SpMV Accelerators
  ☆10Sep 7, 2015Updated 10 years ago
• FPGA-House-AG / SpinalCorundum

  View on GitHub
  SpinalHDL components for Corundum Ethernet
  ☆15Aug 16, 2023Updated 2 years ago
• ucb-bar / midas-examples

  View on GitHub
  Simple MIDAS Examples
  ☆12Nov 25, 2018Updated 7 years ago
• tinyfpga / yahdl

  View on GitHub
  A programming language for FPGAs.
  ☆20May 5, 2018Updated 7 years ago
• ucb-bar / sha3

  View on GitHub
  ☆80Feb 27, 2024Updated 2 years ago
• zhemao / riscv-dma

  View on GitHub
  A DMA Controller for RISCV CPUs
  ☆13Aug 10, 2015Updated 10 years ago
• SpinalHDL / SpinalBaseProject-OLD-

  View on GitHub
  ☆10Dec 18, 2017Updated 8 years ago
• svstuff / systemverilog

  View on GitHub
  SystemVerilog stuff and stuff.
  ☆12Jun 2, 2016Updated 9 years ago
• j-marjanovic / chisel-bfm-tester

  View on GitHub
  BFM Tester for Chisel HDL
  ☆14Nov 27, 2021Updated 4 years ago
• hyoukjun / OpenSMART

  View on GitHub
  Public release
  ☆58Sep 3, 2019Updated 6 years ago
• thiemchu / rvcorep

  View on GitHub
  ☆10Jun 9, 2022Updated 3 years ago
• efabless / sky130_sram_macros_old

  View on GitHub
  ☆38Jul 11, 2022Updated 3 years ago
• esa-tu-darmstadt / BSVTools

  View on GitHub
  ☆18Jan 15, 2026Updated last month
• zhemao / creek

  View on GitHub
  A vector processor implemented in Chisel
  ☆21Aug 3, 2014Updated 11 years ago
• ucb-bar / cva6-wrapper

  View on GitHub
  Wrapper for ETH Ariane Core
  ☆22Sep 2, 2025Updated 6 months ago
• mupq / pqriscv-vexriscv

  View on GitHub
  VexRiscv reference platforms for the pqriscv project
  ☆16Mar 9, 2024Updated last year
• ucb-bar / dsptools

  View on GitHub
  A Library of Chisel3 Tools for Digital Signal Processing
  ☆244Apr 29, 2024Updated last year
• ieee-ceda-datc / datc-rdf-calibrations

  View on GitHub
  ☆19Oct 28, 2024Updated last year
• hossein1387 / pito_riscv

  View on GitHub
  A Barrel design of RV32I
  ☆22Jul 30, 2023Updated 2 years ago
• x-epic / EpicFV

  View on GitHub
  ☆20Mar 1, 2021Updated 5 years ago
• ucb-art / craft2-chip

  View on GitHub
  Craft 2 top-level repository
  ☆14May 15, 2019Updated 6 years ago
• tymonx / virtio

  View on GitHub
  Virtio implementation in SystemVerilog
  ☆48Jan 23, 2018Updated 8 years ago
• YosysHQ / eqy

  View on GitHub
  Equivalence checking with Yosys
  ☆58Feb 24, 2026Updated last week
• plex1 / SpinalDev

  View on GitHub
  Docker Development Environment for SpinalHDL
  ☆20Aug 8, 2024Updated last year
• htfab / rotfpga

  View on GitHub
  A reconfigurable logic circuit made of identical rotatable tiles.
  ☆24Nov 15, 2021Updated 4 years ago
• TUM-LIS / glip

  View on GitHub
  Generic Logic Interfacing Project
  ☆48Jul 29, 2020Updated 5 years ago
• ucb-bar / testchipip

  View on GitHub
  ☆87Jan 30, 2026Updated last month
• pulp-platform / axi2apb

  View on GitHub
  ☆22Feb 22, 2020Updated 6 years ago
• dan-rodrigues / caravel_vdp_lite

  View on GitHub
  ☆20Dec 23, 2020Updated 5 years ago
• zhemao / riscv-dma3

  View on GitHub
  The 3rd Iteration of the Berkeley RISC-V DMA Accelerator
  ☆28Nov 21, 2019Updated 6 years ago
• mattvenn / librelane_summary

  View on GitHub
  ☆26Sep 3, 2025Updated 6 months ago