OpenSoC Fabric - A Network-On-Chip Generator
☆18Jun 12, 2017Updated 8 years ago
Alternatives and similar repositories for OpenSoCFabric
Users that are interested in OpenSoCFabric are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆81Feb 27, 2024Updated 2 years ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 2 months ago
- SystemVerilog stuff and stuff.☆12Jun 2, 2016Updated 9 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55May 30, 2017Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆13Feb 13, 2021Updated 5 years ago
- ☆18Jan 15, 2026Updated 4 months ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- A programming language for FPGAs.☆19May 5, 2018Updated 8 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆14Apr 28, 2026Updated 3 weeks ago
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- ☆11Dec 18, 2017Updated 8 years ago
- ☆90Apr 21, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A Library of Chisel3 Tools for Digital Signal Processing☆248Apr 29, 2024Updated 2 years ago
- Equivalence checking with Yosys☆60May 12, 2026Updated last week
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- ☆38Jul 11, 2022Updated 3 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- Generic Logic Interfacing Project☆49Jul 29, 2020Updated 5 years ago
- Add support for debugging JITed code to ORC JIT from LLVM Kaleidoscope example☆13Jun 14, 2017Updated 8 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Testing Ibex build using Yosys and open source toolchains.☆11Oct 2, 2021Updated 4 years ago
- Unified RISC-V Access Platform project repository☆25May 18, 2026Updated last week
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- ☆11Jun 9, 2022Updated 3 years ago
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago
- Public release☆59Sep 3, 2019Updated 6 years ago
- ☆388Apr 18, 2018Updated 8 years ago
- Scalable Interface for RISC-V ISA Extensions☆26Apr 7, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 8 months ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- VexRiscv reference platforms for the pqriscv project☆16Mar 9, 2024Updated 2 years ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- ☆379Sep 12, 2025Updated 8 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆26Nov 15, 2021Updated 4 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆50Jan 12, 2023Updated 3 years ago