ucb-bar / OpenSoCFabric
OpenSoC Fabric - A Network-On-Chip Generator
☆17Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for OpenSoCFabric
- ☆36Updated 2 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆31Updated 3 months ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆25Updated 4 years ago
- SoCRocket - Core Repository☆33Updated 7 years ago
- Advanced Debug Interface☆12Updated last year
- Extensible FPGA control platform☆53Updated last year
- Extended and external tests for Verilator testing☆15Updated 2 weeks ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆28Updated 3 months ago
- SystemVerilog Linter based on pyslang☆22Updated 7 months ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated last year
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆16Updated 5 years ago
- ☆30Updated last year
- Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory…☆26Updated 6 years ago
- YosysHQ SVA AXI Properties☆31Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- A padring generator for ASICs☆22Updated last year
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆21Updated 4 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- SystemVerilog Logger☆16Updated last year
- IP-core package generator for AXI4/Avalon☆21Updated 5 years ago
- ☆32Updated last year
- JTAG DPI module for SystemVerilog RTL simulations☆25Updated 9 years ago
- Platform Level Interrupt Controller☆35Updated 6 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆15Updated 6 months ago
- ☆34Updated 9 months ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆38Updated 4 months ago