Support for Rocket Chip on Zynq FPGAs
☆422Jan 29, 2019Updated 7 years ago
Alternatives and similar repositories for fpga-zynq
Users that are interested in fpga-zynq are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rocket Chip Generator☆3,795Jun 2, 2026Updated 2 weeks ago
- Support for Rocket Chip on Zynq FPGAs☆40Apr 24, 2019Updated 7 years ago
- Wrapper for Rocket-Chip on FPGAs☆139Oct 5, 2022Updated 3 years ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- chisel tutorial exercises and answers☆753Jan 6, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆81Feb 27, 2024Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,285Jun 8, 2026Updated last week
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆223Jan 23, 2020Updated 6 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,181Mar 11, 2026Updated 3 months ago
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆65Mar 21, 2023Updated 3 years ago
- Tests for example Rocket Custom Coprocessors☆75Feb 19, 2020Updated 6 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆248Apr 29, 2024Updated 2 years ago
- educational microarchitectures for risc-v isa☆748Sep 1, 2025Updated 9 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- The root repo for lowRISC project and FPGA demos.☆600Aug 3, 2023Updated 2 years ago
- Chisel: A Modern Hardware Design Language☆4,687Updated this week
- RISC-V Tools (ISA Simulator and Tests)☆1,193Dec 22, 2022Updated 3 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Apr 6, 2020Updated 6 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆688Jul 16, 2025Updated 11 months ago
- A template for building new projects/platforms using the BOOM core.☆24Jan 14, 2019Updated 7 years ago
- A template project for beginning new Chisel work☆702Feb 24, 2026Updated 3 months ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,020Updated this week
- ☆22Oct 24, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆109Nov 14, 2018Updated 7 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,969Updated this week
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆13Feb 22, 2018Updated 8 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 5 years ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆1,078Jun 5, 2026Updated last week
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆62Oct 1, 2023Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,217Jun 27, 2024Updated last year
- Simple RISC-V 3-stage Pipeline in Chisel☆614Aug 9, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- educational microarchitectures for risc-v isa☆68Feb 18, 2019Updated 7 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆166Jan 16, 2022Updated 4 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,166Feb 11, 2026Updated 4 months ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Oct 2, 2019Updated 6 years ago
- Chisel Learning Journey☆109Apr 5, 2023Updated 3 years ago
- RISC-V Frontend Server☆65Mar 31, 2019Updated 7 years ago