ucb-bar / fpga-zynqLinks
Support for Rocket Chip on Zynq FPGAs
☆411Updated 6 years ago
Alternatives and similar repositories for fpga-zynq
Users that are interested in fpga-zynq are comparing it to the libraries listed below
Sorting:
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆363Updated 8 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆444Updated 5 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆556Updated 2 months ago
- A directory of Western Digital’s RISC-V SweRV Cores☆872Updated 5 years ago
- educational microarchitectures for risc-v isa☆720Updated last month
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆673Updated 3 months ago
- chisel tutorial exercises and answers☆733Updated 3 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆275Updated 5 years ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆515Updated 10 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,122Updated 4 months ago
- RISC-V CPU Core☆389Updated 3 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆595Updated last year
- RISC-V SystemC-TLM simulator☆327Updated 10 months ago
- Bus bridges and other odds and ends☆593Updated 6 months ago
- The OpenPiton Platform☆732Updated 3 weeks ago
- The root repo for lowRISC project and FPGA demos.☆600Updated 2 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆328Updated 10 months ago
- SystemC/TLM-2.0 Co-simulation framework☆257Updated 5 months ago
- VeeR EH1 core☆900Updated 2 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- Comment on the rocket-chip source code☆179Updated 7 years ago
- Flexible Intermediate Representation for RTL☆748Updated last year
- RISC-V Formal Verification Framework☆610Updated 3 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆612Updated 2 weeks ago
- ☆245Updated 2 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,069Updated last year
- Example designs for FPGA Drive FMC☆265Updated 9 months ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆215Updated 5 years ago
- Common SystemVerilog components☆665Updated 3 weeks ago
- Xilinx Tcl Store☆368Updated 2 weeks ago