ucb-bar / fpga-zynqLinks
Support for Rocket Chip on Zynq FPGAs
☆410Updated 6 years ago
Alternatives and similar repositories for fpga-zynq
Users that are interested in fpga-zynq are comparing it to the libraries listed below
Sorting:
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆362Updated 8 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆550Updated 2 weeks ago
- A directory of Western Digital’s RISC-V SweRV Cores☆871Updated 5 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆436Updated 2 months ago
- educational microarchitectures for risc-v isa☆718Updated 4 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆272Updated 5 years ago
- RISC-V CPU Core☆359Updated last month
- chisel tutorial exercises and answers☆736Updated 3 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆672Updated 2 weeks ago
- Comment on the rocket-chip source code☆180Updated 6 years ago
- The root repo for lowRISC project and FPGA demos.☆602Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,098Updated 2 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆512Updated 5 months ago
- SystemC/TLM-2.0 Co-simulation framework☆252Updated 2 months ago
- RISC-V SystemC-TLM simulator☆314Updated 7 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆586Updated 11 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆505Updated 8 months ago
- Common SystemVerilog components☆637Updated last week
- ☆334Updated 10 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆321Updated 7 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 4 years ago
- ☆240Updated 2 years ago
- Example designs for FPGA Drive FMC☆258Updated 6 months ago
- The OpenPiton Platform☆721Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆593Updated last week
- VeeR EH1 core☆885Updated 2 years ago
- Bus bridges and other odds and ends☆576Updated 3 months ago
- Instruction Set Generator initially contributed by Futurewei☆290Updated last year
- Xilinx Tcl Store☆364Updated 2 weeks ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆213Updated 5 years ago