ucb-bar / fpga-zynqLinks
Support for Rocket Chip on Zynq FPGAs
☆411Updated 6 years ago
Alternatives and similar repositories for fpga-zynq
Users that are interested in fpga-zynq are comparing it to the libraries listed below
Sorting:
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆363Updated 8 years ago
- educational microarchitectures for risc-v isa☆719Updated last month
- A directory of Western Digital’s RISC-V SweRV Cores☆873Updated 5 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆554Updated last month
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆513Updated 10 months ago
- chisel tutorial exercises and answers☆735Updated 3 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆440Updated 4 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆591Updated last year
- RISC-V CPU Core☆387Updated 3 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated 2 months ago
- SystemC/TLM-2.0 Co-simulation framework☆256Updated 4 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆277Updated 5 years ago
- The root repo for lowRISC project and FPGA demos.☆602Updated 2 years ago
- RISC-V SystemC-TLM simulator☆324Updated 9 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,123Updated 4 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆607Updated last week
- The OpenPiton Platform☆730Updated last week
- VeeR EH1 core☆898Updated 2 years ago
- Comment on the rocket-chip source code☆180Updated 6 years ago
- Flexible Intermediate Representation for RTL☆748Updated last year
- Common SystemVerilog components☆660Updated last week
- ☆244Updated 2 years ago
- ☆347Updated 3 weeks ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆215Updated 5 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆324Updated 9 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- Bus bridges and other odds and ends☆589Updated 5 months ago
- Instruction Set Generator initially contributed by Futurewei☆295Updated last year
- RISC-V Formal Verification Framework☆610Updated 3 years ago
- Digital Design with Chisel☆863Updated 2 weeks ago