ucb-bar / fpga-zynqLinks
Support for Rocket Chip on Zynq FPGAs
☆408Updated 6 years ago
Alternatives and similar repositories for fpga-zynq
Users that are interested in fpga-zynq are comparing it to the libraries listed below
Sorting:
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆360Updated 7 years ago
- educational microarchitectures for risc-v isa☆714Updated 2 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,077Updated last week
- mor1kx - an OpenRISC 1000 processor IP core☆538Updated 2 months ago
- chisel tutorial exercises and answers☆728Updated 3 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆426Updated 2 weeks ago
- VeeR EH1 core☆878Updated 2 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆577Updated 9 months ago
- RISC-V Formal Verification Framework☆602Updated 3 years ago
- The root repo for lowRISC project and FPGA demos.☆600Updated last year
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆269Updated 4 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆667Updated 6 months ago
- RISC-V CPU Core☆325Updated 11 months ago
- Comment on the rocket-chip source code☆179Updated 6 years ago
- Common SystemVerilog components☆623Updated this week
- Flexible Intermediate Representation for RTL☆741Updated 9 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,286Updated last week
- A directory of Western Digital’s RISC-V SweRV Cores☆866Updated 5 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆429Updated last week
- Random instruction generator for RISC-V processor verification☆1,126Updated 3 months ago
- ☆326Updated 8 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆493Updated 6 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆257Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆497Updated 3 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆320Updated 5 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆213Updated 4 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆915Updated 6 months ago
- Verilog AXI stream components for FPGA implementation☆806Updated 3 months ago
- Digital Design with Chisel☆837Updated 3 weeks ago
- Bus bridges and other odds and ends☆560Updated last month