zhemao / creekLinks
A vector processor implemented in Chisel
☆21Updated 10 years ago
Alternatives and similar repositories for creek
Users that are interested in creek are comparing it to the libraries listed below
Sorting:
- Provides dot visualizations of chisel/firrtl circuites☆12Updated 6 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- MIDAS Public Release☆9Updated 6 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Floating point modules for CHISEL☆32Updated 10 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆20Updated 5 years ago
- ☆27Updated 7 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- DASS HLS Compiler☆29Updated last year
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆25Updated 2 years ago
- A hardware synthesis framework with multi-level paradigm☆39Updated 4 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 weeks ago
- ☆21Updated 4 years ago
- ☆12Updated 4 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- Chisel Things for OFDM☆32Updated 4 years ago
- ☆16Updated 7 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆26Updated 4 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 2 weeks ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year