zhemao / creek
A vector processor implemented in Chisel
☆21Updated 10 years ago
Alternatives and similar repositories for creek:
Users that are interested in creek are comparing it to the libraries listed below
- Floating point modules for CHISEL☆31Updated 10 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆23Updated 5 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- ☆11Updated 3 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Provides dot visualizations of chisel/firrtl circuites☆12Updated 6 years ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated 2 years ago
- The RTL source for AnyCore RISC-V☆31Updated 3 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated last week
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆35Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆25Updated 2 months ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- A tool to generate optimized hardware files for univariate functions.☆27Updated 11 months ago
- DASS HLS Compiler☆29Updated last year
- ☆20Updated 5 years ago
- A configurable SRAM generator☆47Updated 2 months ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- Next generation CGRA generator☆109Updated this week
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated 2 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆11Updated 5 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆37Updated 11 months ago
- MIDAS Public Release☆9Updated 6 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆37Updated 6 months ago