zhemao / creek
A vector processor implemented in Chisel
☆21Updated 10 years ago
Alternatives and similar repositories for creek:
Users that are interested in creek are comparing it to the libraries listed below
- Provides dot visualizations of chisel/firrtl circuites☆12Updated 6 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆23Updated 5 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- Floating point modules for CHISEL☆31Updated 10 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Fluid Pipelines☆11Updated 6 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆11Updated 5 years ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated 2 years ago
- ☆20Updated 5 years ago
- Chisel Things for OFDM☆30Updated 4 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆31Updated 7 months ago
- ☆21Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆59Updated 4 months ago
- A Rocket-based RISC-V superscalar in-order core☆30Updated this week
- The RTL source for AnyCore RISC-V☆31Updated 2 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago
- DASS HLS Compiler☆29Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- Reconfigurable Binary Engine☆16Updated 3 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 5 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆15Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆70Updated 5 years ago
- ☆26Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago