zhemao / creek
A vector processor implemented in Chisel
☆21Updated 10 years ago
Alternatives and similar repositories for creek
Users that are interested in creek are comparing it to the libraries listed below
Sorting:
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- Provides dot visualizations of chisel/firrtl circuites☆12Updated 6 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated this week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆25Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆36Updated this week
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆11Updated 5 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago
- Floating point modules for CHISEL☆32Updated 10 years ago
- ☆20Updated 5 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- ☆27Updated 7 years ago
- MIDAS Public Release☆9Updated 6 years ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated last week
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆55Updated 4 years ago
- Open source RTL simulation acceleration on commodity hardware☆25Updated 2 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- ☆12Updated 3 years ago
- DASS HLS Compiler☆29Updated last year
- ☆61Updated 2 weeks ago
- ☆55Updated 2 years ago