zhemao / creekLinks
A vector processor implemented in Chisel
☆21Updated 11 years ago
Alternatives and similar repositories for creek
Users that are interested in creek are comparing it to the libraries listed below
Sorting:
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated last week
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Floating point modules for CHISEL☆31Updated 11 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- ☆29Updated 8 years ago
- For contributions of Chisel IP to the chisel community.☆67Updated last year
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 5 years ago
- Next generation CGRA generator☆116Updated last week
- ☆22Updated 5 years ago
- ☆20Updated 5 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 3 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 6 years ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- LIS Network-on-Chip Implementation☆33Updated 9 years ago
- Public release☆58Updated 6 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- CNN accelerator☆27Updated 8 years ago
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Updated 12 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Documentation for the entire CGRAFlow☆19Updated 4 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 10 years ago
- Chisel Things for OFDM☆32Updated 5 years ago