ucb-bar / riscv-miniView external linksLinks
Simple RISC-V 3-stage Pipeline in Chisel
☆603Aug 9, 2024Updated last year
Alternatives and similar repositories for riscv-mini
Users that are interested in riscv-mini are comparing it to the libraries listed below
Sorting:
- Digital Design with Chisel☆895Updated this week
- educational microarchitectures for risc-v isa☆734Sep 1, 2025Updated 5 months ago
- A template project for beginning new Chisel work☆690Jan 29, 2026Updated 2 weeks ago
- Chisel examples and code snippets☆266Aug 1, 2022Updated 3 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- Rocket Chip Generator☆3,677Jan 9, 2026Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,133Feb 6, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,072Feb 5, 2026Updated last week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,109Sep 10, 2024Updated last year
- chisel tutorial exercises and answers☆743Jan 6, 2022Updated 4 years ago
- Chisel: A Modern Hardware Design Language☆4,567Updated this week
- A Library of Chisel3 Tools for Digital Signal Processing☆244Apr 29, 2024Updated last year
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆225Updated this week
- RISC-V SoC designed by students in UCAS☆1,509Jan 14, 2026Updated 3 weeks ago
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- A teaching-focused RISC-V CPU design used at UC Davis☆154Feb 5, 2023Updated 3 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,797Updated this week
- A RISC-V Core (RV32I) written in Chisel HDL☆107Feb 3, 2026Updated last week
- Chisel components for FPGA projects☆128Sep 19, 2023Updated 2 years ago
- Hardware design with Chisel☆35Feb 9, 2023Updated 3 years ago
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 4 years ago
- Provides various testers for chisel users☆100Jan 12, 2023Updated 3 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,149Dec 25, 2025Updated last month
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆993Feb 3, 2026Updated last week
- ☆87Jan 30, 2026Updated 2 weeks ago
- Berkeley's Spatial Array Generator☆1,215Updated this week
- ☆367Sep 12, 2025Updated 5 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,008Dec 15, 2025Updated last month
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆867Jan 31, 2026Updated last week
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 2 years ago
- ☆71Feb 2, 2026Updated last week
- Open-source high-performance RISC-V processor☆6,873Updated this week
- An almost empty chisel project as a starting point for hardware design☆34Jan 27, 2025Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,764Updated this week
- A Chisel RTL generator for network-on-chip interconnects☆226Nov 7, 2025Updated 3 months ago