ucb-bar / riscv-miniLinks
Simple RISC-V 3-stage Pipeline in Chisel
☆591Updated last year
Alternatives and similar repositories for riscv-mini
Users that are interested in riscv-mini are comparing it to the libraries listed below
Sorting:
- Digital Design with Chisel☆863Updated 2 weeks ago
- educational microarchitectures for risc-v isa☆719Updated last month
- A template project for beginning new Chisel work☆664Updated last week
- chisel tutorial exercises and answers☆735Updated 3 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,068Updated last year
- Chisel examples and code snippets☆259Updated 3 years ago
- Instruction Set Generator initially contributed by Futurewei☆295Updated last year
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆363Updated 8 years ago
- 32-bit Superscalar RISC-V CPU☆1,100Updated 4 years ago
- Flexible Intermediate Representation for RTL☆748Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆462Updated 2 months ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆306Updated 7 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,123Updated 4 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆210Updated 4 months ago
- VeeR EH1 core☆898Updated 2 years ago
- RISC-V Formal Verification Framework☆612Updated 3 years ago
- The OpenPiton Platform☆730Updated last week
- ☆347Updated 3 weeks ago
- Random instruction generator for RISC-V processor verification☆1,175Updated this week
- ☆597Updated this week
- ☆1,060Updated 3 months ago
- Common SystemVerilog components☆660Updated last week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆514Updated 10 months ago
- Support for Rocket Chip on Zynq FPGAs☆411Updated 6 years ago
- synthesiseable ieee 754 floating point library in verilog☆674Updated 2 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆599Updated last week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆440Updated 4 months ago
- Documentation for XiangShan☆426Updated this week
- A Linux-capable RISC-V multicore for and by the world☆738Updated last week