ucb-bar / riscv-mini
Simple RISC-V 3-stage Pipeline in Chisel
☆544Updated 3 months ago
Related projects ⓘ
Alternatives and complementary repositories for riscv-mini
- A template project for beginning new Chisel work☆589Updated 5 months ago
- educational microarchitectures for risc-v isa☆688Updated 3 months ago
- chisel tutorial exercises and answers☆696Updated 2 years ago
- Digital Design with Chisel☆771Updated 2 weeks ago
- Flexible Intermediate Representation for RTL☆731Updated 3 months ago
- Chisel examples and code snippets☆232Updated 2 years ago
- VeeR EH1 core☆822Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆981Updated 2 months ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆327Updated 7 years ago
- 32-bit Superscalar RISC-V CPU☆865Updated 3 years ago
- Instruction Set Generator initially contributed by Futurewei☆266Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆966Updated 4 months ago
- RISC-V Formal Verification Framework☆585Updated 2 years ago
- ☆291Updated 2 months ago
- Common SystemVerilog components☆518Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆446Updated this week
- A Linux-capable RISC-V multicore for and by the world☆626Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆379Updated this week
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆222Updated 3 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆438Updated 3 weeks ago
- ☆898Updated this week
- Random instruction generator for RISC-V processor verification☆1,026Updated 2 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,112Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆291Updated 2 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆225Updated last week
- ☆516Updated last week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆389Updated 3 weeks ago
- VeeR EL2 Core☆251Updated this week
- Support for Rocket Chip on Zynq FPGAs☆396Updated 5 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆199Updated 4 years ago