Simple RISC-V 3-stage Pipeline in Chisel
☆610Aug 9, 2024Updated last year
Alternatives and similar repositories for riscv-mini
Users that are interested in riscv-mini are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Digital Design with Chisel☆915Apr 30, 2026Updated 3 weeks ago
- educational microarchitectures for risc-v isa☆748Sep 1, 2025Updated 8 months ago
- A template project for beginning new Chisel work☆700Feb 24, 2026Updated 3 months ago
- Rocket Chip Generator☆3,773Apr 21, 2026Updated last month
- Chisel examples and code snippets☆279Aug 1, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆235Aug 19, 2024Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,164Mar 11, 2026Updated 2 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,262Updated this week
- Chisel: A Modern Hardware Design Language☆4,661May 17, 2026Updated last week
- chisel tutorial exercises and answers☆752Jan 6, 2022Updated 4 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,135Sep 10, 2024Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆248Apr 29, 2024Updated 2 years ago
- Flexible Intermediate Representation for RTL☆750Aug 20, 2024Updated last year
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆233Apr 16, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A teaching-focused RISC-V CPU design used at UC Davis☆154Feb 5, 2023Updated 3 years ago
- RISC-V SoC designed by students in UCAS☆1,528Updated this week
- A dynamic verification library for Chisel.☆162Nov 9, 2024Updated last year
- A RISC-V Core (RV32I) written in Chisel HDL☆108Feb 3, 2026Updated 3 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,947Updated this week
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- ☆71Feb 2, 2026Updated 3 months ago
- Hardware design with Chisel☆36Feb 9, 2023Updated 3 years ago
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 2 years ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- ☆90Apr 21, 2026Updated last month
- An almost empty chisel project as a starting point for hardware design☆36Jan 27, 2025Updated last year
- Open-source high-performance RISC-V processor☆7,035Updated this week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆213Oct 14, 2024Updated last year
- ☆379Sep 12, 2025Updated 8 months ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆67Aug 5, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,146Feb 11, 2026Updated 3 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,175Feb 21, 2026Updated 3 months ago
- Berkeley's Spatial Array Generator☆1,317Mar 29, 2026Updated last month
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆905May 10, 2026Updated 2 weeks ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆71Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,015Updated this week