ucb-bar / riscv-miniLinks
Simple RISC-V 3-stage Pipeline in Chisel
☆595Updated last year
Alternatives and similar repositories for riscv-mini
Users that are interested in riscv-mini are comparing it to the libraries listed below
Sorting:
- Digital Design with Chisel☆863Updated last week
- A template project for beginning new Chisel work☆664Updated last month
- educational microarchitectures for risc-v isa☆720Updated last month
- chisel tutorial exercises and answers☆733Updated 3 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,069Updated last year
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆363Updated 8 years ago
- Flexible Intermediate Representation for RTL☆748Updated last year
- Chisel examples and code snippets☆259Updated 3 years ago
- 32-bit Superscalar RISC-V CPU☆1,106Updated 4 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆310Updated 7 years ago
- Instruction Set Generator initially contributed by Futurewei☆295Updated 2 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆466Updated 2 months ago
- RISC-V Formal Verification Framework☆610Updated 3 years ago
- ☆349Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,130Updated 4 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- VeeR EH1 core☆901Updated 2 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆212Updated 4 months ago
- Common SystemVerilog components☆665Updated last month
- The OpenPiton Platform☆732Updated last month
- A Linux-capable RISC-V multicore for and by the world☆741Updated 2 weeks ago
- ☆1,069Updated last week
- ☆598Updated last week
- Support for Rocket Chip on Zynq FPGAs☆411Updated 6 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆602Updated last week
- RISC-V CPU Core☆389Updated 4 months ago
- Comment on the rocket-chip source code☆179Updated 7 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…☆485Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆232Updated last year