ucb-bar / riscv-miniLinks
Simple RISC-V 3-stage Pipeline in Chisel
☆577Updated 9 months ago
Alternatives and similar repositories for riscv-mini
Users that are interested in riscv-mini are comparing it to the libraries listed below
Sorting:
- A template project for beginning new Chisel work☆639Updated last week
- educational microarchitectures for risc-v isa☆714Updated 2 months ago
- Digital Design with Chisel☆837Updated 3 weeks ago
- chisel tutorial exercises and answers☆728Updated 3 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,036Updated 8 months ago
- Flexible Intermediate Representation for RTL☆741Updated 9 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,077Updated last week
- Chisel examples and code snippets☆251Updated 2 years ago
- VeeR EH1 core☆878Updated 2 years ago
- ☆326Updated 8 months ago
- Common SystemVerilog components☆623Updated this week
- RISC-V Formal Verification Framework☆602Updated 3 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆429Updated last week
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆360Updated 7 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆497Updated 3 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆320Updated 5 months ago
- Random instruction generator for RISC-V processor verification☆1,126Updated 3 months ago
- 32-bit Superscalar RISC-V CPU☆1,024Updated 3 years ago
- Instruction Set Generator initially contributed by Futurewei☆282Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆545Updated last week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆426Updated 2 weeks ago
- ☆564Updated 3 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,286Updated last week
- RISC-V CPU Core☆325Updated 11 months ago
- Working Draft of the RISC-V Debug Specification Standard☆490Updated 3 weeks ago
- ☆1,014Updated last month
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆198Updated 2 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆232Updated 9 months ago
- Support for Rocket Chip on Zynq FPGAs☆408Updated 6 years ago
- The OpenPiton Platform☆706Updated last week