jeshraghian / ESSCIRC23-os-neuromorphic-tutorialLinks
Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.
☆24Updated 2 years ago
Alternatives and similar repositories for ESSCIRC23-os-neuromorphic-tutorial
Users that are interested in ESSCIRC23-os-neuromorphic-tutorial are comparing it to the libraries listed below
Sorting:
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆56Updated last year
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆61Updated 4 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆86Updated 3 years ago
- ☆48Updated last year
- Fully opensource spiking neural network accelerator☆157Updated 2 years ago
- Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.☆184Updated last year
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆66Updated 2 years ago
- FPGA Design of a Spiking Neural Network.☆43Updated last year
- Spiking Neural Network RTL Implementation☆60Updated 4 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆35Updated 6 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆26Updated 6 years ago
- ☆27Updated 3 years ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆193Updated 6 years ago
- A repository FPGA-friendly SNN models☆33Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- Framework for radix encoded SNN on FPGA☆15Updated 3 years ago
- CrossSim: accuracy simulation of analog in-memory computing☆176Updated 6 months ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆19Updated 5 years ago
- Verilog and Python drivers and APIs for Neurram 48-core chip☆41Updated 3 years ago
- A Simulation Framework for Memristive Deep Learning Systems☆164Updated last year
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆14Updated 2 years ago
- FPGA based Leaky Integrate and Fire (LIF) neuron model accelerator for PyTorch☆82Updated 3 months ago
- ☆17Updated 4 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆39Updated 5 years ago
- ☆19Updated 4 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆60Updated 7 months ago
- ☆33Updated 8 months ago
- Central repository for all NeuroSim versions. Each version is uploaded in a separate branch. Updates to the versions will be reflected he…☆72Updated last month
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆69Updated 2 years ago
- SNN on FPGA☆11Updated 3 years ago