jeshraghian / ESSCIRC23-os-neuromorphic-tutorialLinks
Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.
☆24Updated 2 years ago
Alternatives and similar repositories for ESSCIRC23-os-neuromorphic-tutorial
Users that are interested in ESSCIRC23-os-neuromorphic-tutorial are comparing it to the libraries listed below
Sorting:
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆54Updated last year
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆65Updated 2 years ago
- FPGA Design of a Spiking Neural Network.☆42Updated last year
- Fully opensource spiking neural network accelerator☆154Updated 2 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆25Updated 6 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆86Updated 3 years ago
- ☆26Updated 3 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆60Updated 4 years ago
- Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.☆179Updated last year
- ☆48Updated last year
- ☆30Updated 7 months ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- Spiking Neural Network RTL Implementation☆59Updated 4 years ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆193Updated 6 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆14Updated 2 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆60Updated 6 months ago
- A repository FPGA-friendly SNN models☆33Updated 4 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆18Updated 5 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆38Updated 5 years ago
- Framework for radix encoded SNN on FPGA☆14Updated 3 years ago
- This project aims to be a collaborative effort to collect under one roof all the memristor models published to date.☆124Updated 6 years ago
- Verilog and Python drivers and APIs for Neurram 48-core chip☆40Updated 3 years ago
- FPGA based Leaky Integrate and Fire (LIF) neuron model accelerator for PyTorch☆78Updated 2 months ago
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆58Updated last year
- CrossSim: accuracy simulation of analog in-memory computing☆172Updated 5 months ago
- A Simulation Framework for Memristive Deep Learning Systems☆161Updated last year
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Updated 2 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆34Updated 7 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆13Updated 2 years ago