jeshraghian / ESSCIRC23-os-neuromorphic-tutorialLinks
Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.
☆23Updated last year
Alternatives and similar repositories for ESSCIRC23-os-neuromorphic-tutorial
Users that are interested in ESSCIRC23-os-neuromorphic-tutorial are comparing it to the libraries listed below
Sorting:
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆48Updated last year
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆56Updated 2 years ago
- ☆46Updated last year
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆26Updated 5 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆84Updated 3 years ago
- Framework for radix encoded SNN on FPGA☆13Updated 3 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆55Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 5 years ago
- ☆25Updated 2 years ago
- ☆18Updated 2 years ago
- NeuroPack, a tool for emulating memristor-based neuromorphic architectures☆26Updated 2 years ago
- Architecture for RRAM multilevel programming☆17Updated 6 years ago
- FPGA Design of a Spiking Neural Network.☆39Updated last year
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- A repository FPGA-friendly SNN models☆34Updated 4 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆16Updated 4 years ago
- ☆20Updated 4 months ago
- CS4362 - Hardware Description Languages. Implemented SNN on an FPGA for real-time image processing using VHDL☆16Updated last year
- Code used in the paper “Nonideality-Aware Training for Accurate and Robust Low-Power Memristive Neural Networks”☆12Updated last year
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Updated 2 years ago
- ☆19Updated 4 years ago
- Physical memristor/RRAM/resistive switching device SPICE compact model, that is able to accurately fit both unipolar/bipolar devices sett…☆45Updated 5 years ago
- Fully opensource spiking neural network accelerator☆147Updated 2 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Updated 5 years ago
- Spiking Neural Network RTL Implementation☆57Updated 3 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆36Updated 4 years ago
- Verilog and Python drivers and APIs for Neurram 48-core chip☆37Updated 3 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆33Updated 7 years ago
- SNN on FPGA☆10Updated 3 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆58Updated 3 months ago