Netrace: a network packet trace reader
☆14Jun 16, 2014Updated 11 years ago
Alternatives and similar repositories for netrace
Users that are interested in netrace are comparing it to the libraries listed below
Sorting:
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆13Jan 28, 2019Updated 7 years ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆12Aug 9, 2019Updated 6 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Apr 4, 2022Updated 3 years ago
- ☆15Mar 24, 2023Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- ☆13Aug 1, 2024Updated last year
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Nov 27, 2022Updated 3 years ago
- BookSim 2.0☆404Jun 24, 2024Updated last year
- A verilog implementation for Network-on-Chip☆81Feb 3, 2018Updated 8 years ago
- ☆59Jun 3, 2025Updated 9 months ago
- HLS code for Network on Chip (NoC)☆22Sep 11, 2020Updated 5 years ago
- course design☆23Feb 28, 2018Updated 8 years ago
- CGRA Compilation Framework☆91Jul 15, 2023Updated 2 years ago
- mRNA☆26Mar 16, 2021Updated 4 years ago
- Template for project1 TPU☆23May 1, 2021Updated 4 years ago
- Network on Chip for MPSoC☆28Updated this week
- BookSim 1.0☆25Mar 22, 2014Updated 11 years ago
- ☆26Sep 3, 2020Updated 5 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- Public release☆58Sep 3, 2019Updated 6 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Jun 12, 2021Updated 4 years ago
- cycle accurate Network-on-Chip Simulator☆33Jan 4, 2026Updated 2 months ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Oct 1, 2022Updated 3 years ago
- An I/O-efficient implementation of (Binary) Decision Diagrams☆33Feb 27, 2026Updated last week
- A fast and scalable x86-64 multicore simulator☆31Mar 16, 2021Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- ☆82Oct 25, 2014Updated 11 years ago
- ☆13Jan 8, 2020Updated 6 years ago
- ☆11Mar 14, 2023Updated 2 years ago
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated last month
- ☆80Feb 27, 2024Updated 2 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Apr 28, 2024Updated last year
- ☆38Jun 3, 2024Updated last year
- LLM-DSE: Searching Accelerator Parameters with LLM Agents☆13May 22, 2025Updated 9 months ago
- FlappyBird愤怒的小鸟 c++游戏实现 学习代码☆10Nov 16, 2018Updated 7 years ago
- SIGPLAN website☆13Updated this week
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- Network on chip based neural network accelerator☆10Mar 25, 2021Updated 4 years ago
- TreeFuser is a tool that perform traversals fusion for recursive tree traversals written in subset of the c++ language.☆11Aug 13, 2023Updated 2 years ago