booksim / netrace
Netrace: a network packet trace reader
☆13Updated 10 years ago
Alternatives and similar repositories for netrace:
Users that are interested in netrace are comparing it to the libraries listed below
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- Heterogeneous simulator for DECADES Project☆32Updated 11 months ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆21Updated 6 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- ☆26Updated 7 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- The programming runtime and interfaces for ARENA.☆14Updated 3 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- ☆35Updated 4 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 9 months ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆21Updated last week
- An infrastructure for integrated EDA☆38Updated last year
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆19Updated 4 years ago
- Tutorial Material from the SST Team☆19Updated 11 months ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆10Updated 6 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆14Updated 5 months ago
- NeuraChip Accelerator Simulator☆11Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆25Updated 2 weeks ago
- ☆26Updated last year
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- ☆28Updated 4 months ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆16Updated 4 years ago