booksim / netraceLinks
Netrace: a network packet trace reader
☆13Updated 11 years ago
Alternatives and similar repositories for netrace
Users that are interested in netrace are comparing it to the libraries listed below
Sorting:
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- ☆29Updated 8 years ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- cycle accurate Network-on-Chip Simulator☆31Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆23Updated last year
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 3 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆20Updated 6 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆12Updated 8 years ago
- STONNE Simulator integrated into SST Simulator☆22Updated last year
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 3 years ago
- ☆25Updated last year
- ☆39Updated 8 months ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Updated 8 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆17Updated last year
- Hybrid Memory Cube Simulation & Research Infrastructure☆17Updated 5 months ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 5 months ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆10Updated 6 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆54Updated 8 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year