booksim / netraceLinks
Netrace: a network packet trace reader
☆13Updated 11 years ago
Alternatives and similar repositories for netrace
Users that are interested in netrace are comparing it to the libraries listed below
Sorting:
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆23Updated 7 years ago
- ☆25Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆12Updated 8 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆20Updated 7 years ago
- Heterogenous ML accelerator☆19Updated 7 months ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Updated last year
- cycle accurate Network-on-Chip Simulator☆31Updated 2 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Updated 5 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆23Updated last year
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 6 years ago
- Processing in Memory Emulation☆22Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆22Updated last year
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆58Updated 6 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 3 years ago
- Graph accelerator on FPGAs and ASICs☆11Updated 7 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- ☆29Updated 8 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Updated 8 years ago
- An HBM FPGA based SpMV Accelerator☆17Updated last year
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆23Updated 5 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆20Updated last year