ucb-bar / chisel-awlLinks
☆14Updated 4 years ago
Alternatives and similar repositories for chisel-awl
Users that are interested in chisel-awl are comparing it to the libraries listed below
Sorting:
- A coverage library for Chisel designs☆11Updated 5 years ago
- A DMA Controller for RISCV CPUs☆14Updated 9 years ago
- Advanced Debug Interface☆15Updated 5 months ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- Chisel Things for OFDM☆32Updated 5 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Updated 8 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆20Updated 3 years ago
- Simple MIDAS Examples☆12Updated 6 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 5 years ago
- ☆11Updated 4 years ago
- Useful utilities for BAR projects☆32Updated last year
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- ☆18Updated 4 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Updated last year
- Provides dot visualizations of chisel/firrtl circuites☆12Updated 6 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- ☆33Updated 2 years ago
- CMake based hardware build system☆29Updated last week
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated last month
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 3 weeks ago
- ☆14Updated 3 months ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- LIS Network-on-Chip Implementation☆30Updated 8 years ago