ucb-bar / chisel-awl
☆13Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for chisel-awl
- Advanced Debug Interface☆12Updated last year
- A coverage library for Chisel designs☆11Updated 4 years ago
- A DMA Controller for RISCV CPUs☆14Updated 9 years ago
- Provides dot visualizations of chisel/firrtl circuites☆11Updated 5 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆23Updated 4 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆28Updated 3 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆13Updated 5 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆28Updated 4 months ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆26Updated 5 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆19Updated 2 years ago
- An example of on-boarding a PIO block in with duh and wake☆12Updated 4 years ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆9Updated 5 years ago
- Chisel Things for OFDM☆30Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated last year
- Chisel Cheatsheet☆31Updated last year
- RISCV core RV32I/E.4 threads in a ring architecture☆30Updated last year
- JTAG DPI module for SystemVerilog RTL simulations☆26Updated 9 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 5 years ago
- ☆11Updated 3 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆17Updated 7 years ago
- Useful utilities for BAR projects☆30Updated 10 months ago
- ☆21Updated 2 months ago
- Simple MIDAS Examples☆10Updated 5 years ago
- Wishbone to ARM AMBA 4 AXI☆13Updated 5 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated last year
- SCARV: a side-channel hardened RISC-V platform☆24Updated last year
- Wake build descriptions of hardware generators☆12Updated 3 years ago
- A padring generator for ASICs☆22Updated last year
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- An Open Source Link Protocol and Controller☆25Updated 3 years ago