BFM Tester for Chisel HDL
☆14Nov 27, 2021Updated 4 years ago
Alternatives and similar repositories for chisel-bfm-tester
Users that are interested in chisel-bfm-tester are comparing it to the libraries listed below
Sorting:
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 2 months ago
- ☆13Feb 13, 2021Updated 5 years ago
- ☆12May 20, 2021Updated 4 years ago
- ☆20Updated this week
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- ☆15Dec 9, 2025Updated 2 months ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 2 years ago
- ☆16Jan 25, 2026Updated last month
- Models of finite automata (DFA, NFA) with support of common operations and easily readable creation of objects☆14Feb 4, 2019Updated 7 years ago
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated last month
- Chisel Cheatsheet☆35Apr 13, 2023Updated 2 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆57Oct 27, 2024Updated last year
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 6 years ago
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- Layout, rendering ELK Graph generated by easysoc-firrtl, and display the graph as an interactive diagram to represent Chisel generated Fi…☆12Apr 1, 2022Updated 3 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Aug 30, 2023Updated 2 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- A programming language for FPGAs.☆20May 5, 2018Updated 7 years ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- Tools based upon slang for language server purpose☆20Feb 4, 2026Updated 3 weeks ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 5 months ago
- ☆43Jun 28, 2025Updated 8 months ago
- Easy SMT solver interaction☆34Feb 3, 2026Updated 3 weeks ago
- ☆10Jun 9, 2022Updated 3 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 5 years ago
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago
- A Chisel RTL generator for network-on-chip interconnects☆226Nov 7, 2025Updated 3 months ago
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 5 months ago