Untethered (stand-alone) FPGA implementation of the lowRISC SoC
☆56Oct 2, 2019Updated 7 years ago
Alternatives and similar repositories for lowrisc-fpga
Users that are interested in lowrisc-fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA demo for Digilent NEXYS 4 board☆22Oct 2, 2019Updated 7 years ago
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 3 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 11 years ago
- ☆12Dec 29, 2013Updated 12 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 10 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆13Feb 13, 2021Updated 5 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 6 years ago
- ☆11Jun 29, 2021Updated 5 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55May 30, 2017Updated 9 years ago
- ☆36Oct 4, 2017Updated 9 years ago
- Wishbone <-> AXI converters☆13Jun 1, 2015Updated 11 years ago
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 10 years ago
- A version of the HDMI2USB firmware based around LiteX tools produced by @Enjoy-Digital (based on misoc+migen created by @M-Labs)☆154Jan 30, 2020Updated 6 years ago
- A port of Gentoo to RISC-V☆20May 14, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆19Dec 15, 2023Updated 2 years ago
- UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM☆120Feb 10, 2021Updated 5 years ago
- Support for Rocket Chip on Zynq FPGAs☆425Jan 29, 2019Updated 7 years ago
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 8 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 9 years ago
- Work towards a "golden model" of the RISC-V calling convention(s)☆10Oct 2, 2017Updated 9 years ago
- Tests for example Rocket Custom Coprocessors☆75Feb 19, 2020Updated 6 years ago
- Port of the Yocto Project to the RISC-V ISA☆60Jan 10, 2019Updated 7 years ago
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 12 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Axiom Alpha prototype software (FPGA, Linux, etc.)☆31Dec 9, 2015Updated 10 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Nov 13, 2020Updated 5 years ago
- ☆81Feb 27, 2024Updated 2 years ago
- Network components (NIC, Switch) for FireBox☆20Oct 27, 2024Updated 2 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆29Nov 21, 2019Updated 6 years ago
- ☆10Nov 6, 2018Updated 7 years ago
- The BERI and CHERI processor and hardware platform☆51Mar 27, 2017Updated 9 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RISC-V Linux Port☆607Apr 12, 2019Updated 7 years ago
- Open source implementation of a x86 processor http://zet.aluzina.org☆11Mar 17, 2014Updated 12 years ago
- Port of Brian Bennet's NES Emulator for the second generation Panologic thin client☆13Apr 21, 2022Updated 4 years ago
- Source files for SiFive's Freedom platforms☆1,148Jul 17, 2026Updated 3 months ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- Development and verification environment for the mor1kx core☆12Dec 29, 2014Updated 11 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 8 years ago