Untethered (stand-alone) FPGA implementation of the lowRISC SoC
☆55Oct 2, 2019Updated 6 years ago
Alternatives and similar repositories for lowrisc-fpga
Users that are interested in lowrisc-fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA demo for Digilent NEXYS 4 board☆22Oct 2, 2019Updated 6 years ago
- The root repo for lowRISC project and FPGA demos.☆600Aug 3, 2023Updated 2 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- ☆33Oct 4, 2017Updated 8 years ago
- Axiom Alpha prototype software (FPGA, Linux, etc.)☆30Dec 9, 2015Updated 10 years ago
- Wishbone <-> AXI converters☆13Jun 1, 2015Updated 10 years ago
- A version of the HDMI2USB firmware based around LiteX tools produced by @Enjoy-Digital (based on misoc+migen created by @M-Labs)☆150Jan 30, 2020Updated 6 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55May 30, 2017Updated 8 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 5 years ago
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 7 years ago
- Work towards a "golden model" of the RISC-V calling convention(s)☆10Oct 2, 2017Updated 8 years ago
- Port of the Yocto Project to the RISC-V ISA☆60Jan 10, 2019Updated 7 years ago
- Tests for example Rocket Custom Coprocessors☆75Feb 19, 2020Updated 6 years ago
- Network components (NIC, Switch) for FireBox☆19Oct 27, 2024Updated last year
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- ☆10Nov 6, 2018Updated 7 years ago
- ☆80Feb 27, 2024Updated 2 years ago
- General purpose RF IQ modulator using VGA graphics DAC☆11May 16, 2016Updated 9 years ago
- ☆19Dec 15, 2023Updated 2 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- Port of Brian Bennet's NES Emulator for the second generation Panologic thin client☆13Apr 21, 2022Updated 3 years ago
- An executable specification of the RISCV ISA in L3.☆42Mar 1, 2019Updated 7 years ago
- QEMU with RISC-V (RV64G, RV32G) Emulation Support☆388Apr 12, 2019Updated 6 years ago
- ☆27Feb 15, 2025Updated last year
- A programming language for FPGAs.☆20May 5, 2018Updated 7 years ago
- UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM☆121Feb 10, 2021Updated 5 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- P4FPGA is located at github.com/hanw/p4fpga☆13Jan 27, 2017Updated 9 years ago
- ☆18Nov 11, 2019Updated 6 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- Support for Rocket Chip on Zynq FPGAs☆419Jan 29, 2019Updated 7 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆20Jan 27, 2022Updated 4 years ago
- ☆51Jan 9, 2026Updated 2 months ago
- Custom Coprocessor Interface for VexRiscv☆10Sep 19, 2018Updated 7 years ago