lowRISC / lowrisc-fpgaLinks
Untethered (stand-alone) FPGA implementation of the lowRISC SoC
☆56Updated 5 years ago
Alternatives and similar repositories for lowrisc-fpga
Users that are interested in lowrisc-fpga are comparing it to the libraries listed below
Sorting:
- Open Processor Architecture☆26Updated 9 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- A 32-bit RISC-V processor for mriscv project☆58Updated 8 years ago
- Port of the Yocto Project to the RISC-V ISA☆62Updated 6 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- RISC-V Frontend Server☆63Updated 6 years ago
- Core description files for FuseSoC☆124Updated 5 years ago
- ☆64Updated 6 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 9 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Documentation for the BOOM processor☆47Updated 8 years ago
- Yet Another RISC-V Implementation☆96Updated 11 months ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- Regression test suite for Icarus Verilog. (OBSOLETE)☆115Updated 2 years ago
- OmniXtend cache coherence protocol☆82Updated 2 months ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated last year
- OpenFPGA☆34Updated 7 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 3 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆109Updated 2 years ago
- RISC-V XBitmanip Extension☆26Updated 6 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆32Updated 4 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- ReconOS - Operating System for Reconfigurable Hardware☆29Updated 3 years ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago