lowRISC / lowrisc-fpga
Untethered (stand-alone) FPGA implementation of the lowRISC SoC
☆54Updated 5 years ago
Alternatives and similar repositories for lowrisc-fpga:
Users that are interested in lowrisc-fpga are comparing it to the libraries listed below
- Open Processor Architecture☆26Updated 8 years ago
- A 32-bit RISC-V processor for mriscv project☆58Updated 7 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆39Updated 9 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- ☆31Updated 7 years ago
- CMod-S6 SoC☆40Updated 7 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 7 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- RISC-V Frontend Server☆62Updated 6 years ago
- OpenFPGA☆33Updated 7 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 5 years ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- An executable specification of the RISCV ISA in L3.☆41Updated 6 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆117Updated 8 years ago
- OmniXtend cache coherence protocol☆79Updated 4 years ago
- Yet Another RISC-V Implementation☆91Updated 6 months ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 6 years ago
- A reimplementation of a tiny stack CPU☆82Updated last year
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆32Updated 3 years ago
- chipy hdl☆17Updated 6 years ago
- Core description files for FuseSoC☆124Updated 4 years ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- LatticeMico32 soft processor☆105Updated 10 years ago
- Consistency checker for memory subsystem traces☆17Updated 8 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- RISC-V XBitmanip Extension☆27Updated 6 years ago