bu-icsg / dana
Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel
☆209Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for dana
- ☆291Updated 2 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆225Updated 6 months ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆221Updated last week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆260Updated 2 weeks ago
- Build Customized FPGA Implementations for Vivado☆294Updated this week
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 2 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆148Updated 9 months ago
- Chisel components for FPGA projects☆119Updated last year
- Common RTL blocks used in SiFive's projects☆179Updated 2 years ago
- Virtual Platform for NVDLA☆139Updated 6 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆158Updated last year
- Comment on the rocket-chip source code☆168Updated 6 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆127Updated last month
- Chisel examples and code snippets☆232Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuits☆115Updated last year
- ☆84Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆255Updated last week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆200Updated last year
- RISC-V Torture Test☆167Updated 4 months ago
- Support for Rocket Chip on Zynq FPGAs☆396Updated 5 years ago
- A Chisel RTL generator for network-on-chip interconnects☆177Updated 2 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆230Updated 2 weeks ago
- A Style Guide for the Chisel Hardware Construction Language☆106Updated 3 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆343Updated last week
- OpenSoC Fabric - A Network-On-Chip Generator☆160Updated 4 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆175Updated 4 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆153Updated 4 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆97Updated 4 years ago
- VeeR EL2 Core☆251Updated this week
- SystemC/TLM-2.0 Co-simulation framework☆222Updated 3 weeks ago