bu-icsg / danaLinks
Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel
☆215Updated 5 years ago
Alternatives and similar repositories for dana
Users that are interested in dana are comparing it to the libraries listed below
Sorting:
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆282Updated 2 weeks ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆233Updated 8 months ago
- ☆88Updated 2 years ago
- Chisel components for FPGA projects☆126Updated 2 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆239Updated last year
- Virtual Platform for NVDLA☆153Updated 7 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆172Updated 5 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆164Updated 3 years ago
- Python-based hardware modeling framework☆244Updated 5 years ago
- Build Customized FPGA Implementations for Vivado☆343Updated this week
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated last year
- ☆347Updated 3 weeks ago
- Provides dot visualizations of chisel/firrtl circuits☆121Updated 2 years ago
- Comment on the rocket-chip source code☆180Updated 6 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆384Updated 2 months ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆294Updated last week
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆103Updated 6 years ago
- ☆109Updated 6 years ago
- Connectal is a framework for software-driven hardware development.☆173Updated last year
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆266Updated last week
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- SDAccel Development Environment Tutorials☆111Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆293Updated last month