bu-icsg / danaLinks
Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel
☆209Updated 5 years ago
Alternatives and similar repositories for dana
Users that are interested in dana are comparing it to the libraries listed below
Sorting:
- ☆326Updated 8 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆236Updated last year
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆269Updated last month
- Advanced Interface Bus (AIB) die-to-die hardware open source☆138Updated 8 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 3 years ago
- Build Customized FPGA Implementations for Vivado☆320Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆257Updated 2 weeks ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆229Updated 3 months ago
- Virtual Platform for NVDLA☆145Updated 6 years ago
- ☆87Updated 2 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆156Updated 4 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆174Updated 3 weeks ago
- Chisel components for FPGA projects☆124Updated last year
- Chisel examples and code snippets☆251Updated 2 years ago
- Comment on the rocket-chip source code☆179Updated 6 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Connectal is a framework for software-driven hardware development.☆170Updated last year
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆192Updated 4 years ago
- Python-based hardware modeling framework☆240Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuits☆119Updated 2 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆373Updated 3 weeks ago
- Support for Rocket Chip on Zynq FPGAs☆408Updated 6 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- VeeR EL2 Core☆278Updated last week
- An open source high level synthesis (HLS) tool built on top of LLVM☆122Updated 11 months ago
- SystemC/TLM-2.0 Co-simulation framework☆243Updated last week
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆232Updated 9 months ago
- A Chisel RTL generator for network-on-chip interconnects☆198Updated 3 weeks ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 6 months ago