bu-icsg / danaLinks
Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel
☆215Updated 5 years ago
Alternatives and similar repositories for dana
Users that are interested in dana are comparing it to the libraries listed below
Sorting:
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆232Updated 7 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆239Updated last year
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆281Updated 4 months ago
- OpenSoC Fabric - A Network-On-Chip Generator☆173Updated 5 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- Chisel components for FPGA projects☆126Updated last year
- ☆88Updated 2 years ago
- ☆341Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆121Updated 2 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated 11 months ago
- Python-based hardware modeling framework☆244Updated 5 years ago
- Build Customized FPGA Implementations for Vivado☆337Updated last week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆291Updated 3 months ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆163Updated 3 years ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago
- Virtual Platform for NVDLA☆151Updated 7 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆383Updated 2 months ago
- ☆109Updated 6 years ago
- Support for Rocket Chip on Zynq FPGAs☆412Updated 6 years ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- Comment on the rocket-chip source code☆180Updated 6 years ago
- A dynamic verification library for Chisel.☆155Updated 10 months ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- A Chisel RTL generator for network-on-chip interconnects☆209Updated 3 weeks ago
- Connectal is a framework for software-driven hardware development.☆172Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆265Updated 2 weeks ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago