bu-icsg / danaLinks
Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel
☆217Updated 5 years ago
Alternatives and similar repositories for dana
Users that are interested in dana are comparing it to the libraries listed below
Sorting:
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆284Updated 2 weeks ago
- Python-based hardware modeling framework☆244Updated 5 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆231Updated 8 months ago
- OpenSoC Fabric - A Network-On-Chip Generator☆172Updated 5 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆240Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆164Updated 3 years ago
- Chisel components for FPGA projects☆127Updated 2 years ago
- Virtual Platform for NVDLA☆153Updated 7 years ago
- Build Customized FPGA Implementations for Vivado☆341Updated last week
- ☆349Updated last month
- ☆88Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated last year
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆385Updated last week
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆104Updated 6 years ago
- Support for Rocket Chip on Zynq FPGAs☆411Updated 6 years ago
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆269Updated last month
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- Comment on the rocket-chip source code☆179Updated 7 years ago
- Documentation for NVDLA.☆256Updated 2 months ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆296Updated 2 weeks ago
- SystemC/TLM-2.0 Co-simulation framework☆256Updated 5 months ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆144Updated 7 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆63Updated 2 years ago
- Next generation CGRA generator☆115Updated this week