Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel
☆223Jan 23, 2020Updated 6 years ago
Alternatives and similar repositories for dana
Users that are interested in dana are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tests for example Rocket Custom Coprocessors☆75Feb 19, 2020Updated 6 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆102Nov 22, 2019Updated 6 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 5 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆237Dec 22, 2025Updated 3 months ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Oct 5, 2017Updated 8 years ago
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆20Feb 9, 2020Updated 6 years ago
- chisel tutorial exercises and answers☆751Jan 6, 2022Updated 4 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- ☆80Feb 27, 2024Updated 2 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Apr 6, 2020Updated 6 years ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- educational microarchitectures for risc-v isa☆744Sep 1, 2025Updated 7 months ago
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago
- ☆88Jan 7, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- educational microarchitectures for risc-v isa☆67Feb 18, 2019Updated 7 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,007Mar 9, 2026Updated last month
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆245Apr 29, 2024Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,124Sep 10, 2024Updated last year
- Rocket Chip Generator☆3,739Feb 25, 2026Updated last month
- ☆111Oct 19, 2018Updated 7 years ago
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 2 years ago
- Experiments with fixed function renderers and Chisel HDL☆60Mar 31, 2019Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆167Jan 16, 2022Updated 4 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆177Jun 18, 2020Updated 5 years ago
- ☆94Oct 18, 2023Updated 2 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆207Jun 25, 2020Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 7 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,209Apr 1, 2026Updated 2 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- Support for Rocket Chip on Zynq FPGAs☆420Jan 29, 2019Updated 7 years ago
- ☆22Oct 24, 2020Updated 5 years ago
- Towards Hardware and Software Continuous Integration☆13Jun 8, 2020Updated 5 years ago
- Chisel Learning Journey☆109Apr 5, 2023Updated 3 years ago
- A DSL for Systolic Arrays☆85Dec 14, 2018Updated 7 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago