bu-icsg / danaLinks
Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel
☆219Updated 5 years ago
Alternatives and similar repositories for dana
Users that are interested in dana are comparing it to the libraries listed below
Sorting:
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆287Updated last month
- Chisel components for FPGA projects☆127Updated 2 years ago
- ☆88Updated 2 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆241Updated last year
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆234Updated 10 months ago
- Python-based hardware modeling framework☆245Updated 6 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆174Updated 5 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆159Updated last year
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆165Updated 3 years ago
- Build Customized FPGA Implementations for Vivado☆347Updated this week
- Virtual Platform for NVDLA☆159Updated 7 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆144Updated last year
- ☆359Updated 3 months ago
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 10 months ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆276Updated 2 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆168Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆395Updated last month
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆105Updated 7 years ago
- Comment on the rocket-chip source code☆179Updated 7 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆180Updated 7 months ago
- Connectal is a framework for software-driven hardware development.☆176Updated 2 years ago
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆290Updated 3 weeks ago
- Provides various testers for chisel users☆100Updated 2 years ago
- ☆110Updated 7 years ago
- Next generation CGRA generator☆118Updated this week
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆64Updated 2 years ago
- educational microarchitectures for risc-v isa☆67Updated 6 years ago