bu-icsg / danaLinks
Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel
☆213Updated 5 years ago
Alternatives and similar repositories for dana
Users that are interested in dana are comparing it to the libraries listed below
Sorting:
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆276Updated 3 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆236Updated last year
- OpenSoC Fabric - A Network-On-Chip Generator☆171Updated 5 years ago
- Chisel components for FPGA projects☆126Updated last year
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆162Updated 3 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆230Updated 6 months ago
- ☆334Updated 10 months ago
- Python-based hardware modeling framework☆242Updated 5 years ago
- Build Customized FPGA Implementations for Vivado☆330Updated this week
- ☆88Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuits☆120Updated 2 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆166Updated last year
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated 10 months ago
- Virtual Platform for NVDLA☆149Updated 6 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated last month
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆284Updated last week
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆381Updated 3 weeks ago
- Comment on the rocket-chip source code☆180Updated 6 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆285Updated 2 months ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆102Updated 6 years ago
- Connectal is a framework for software-driven hardware development.☆171Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆178Updated 2 months ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago
- Support for Rocket Chip on Zynq FPGAs☆410Updated 6 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- RISC-V Integration for PYNQ☆174Updated 6 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆159Updated 5 years ago