bu-icsg / danaLinks
Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel
☆219Updated 5 years ago
Alternatives and similar repositories for dana
Users that are interested in dana are comparing it to the libraries listed below
Sorting:
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆287Updated last month
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆234Updated 10 months ago
- Chisel components for FPGA projects☆127Updated 2 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆174Updated 5 years ago
- Virtual Platform for NVDLA☆158Updated 7 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆158Updated last year
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆164Updated 3 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆241Updated last year
- ☆88Updated 2 years ago
- Python-based hardware modeling framework☆245Updated 6 years ago
- ☆358Updated 2 months ago
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- Build Customized FPGA Implementations for Vivado☆345Updated last week
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆394Updated last month
- Documentation for NVDLA.☆260Updated 4 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆168Updated 2 years ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- Comment on the rocket-chip source code☆179Updated 7 years ago
- Support for Rocket Chip on Zynq FPGAs☆413Updated 6 years ago
- ☆110Updated 7 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆142Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆275Updated 2 months ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆144Updated 8 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆105Updated 7 years ago
- A dynamic verification library for Chisel.☆158Updated last year
- Connectal is a framework for software-driven hardware development.☆176Updated 2 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆204Updated 5 years ago