bu-icsg / danaLinks
Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel
☆213Updated 5 years ago
Alternatives and similar repositories for dana
Users that are interested in dana are comparing it to the libraries listed below
Sorting:
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆229Updated 5 months ago
- Chisel components for FPGA projects☆124Updated last year
- OpenSoC Fabric - A Network-On-Chip Generator☆170Updated 5 years ago
- Virtual Platform for NVDLA☆147Updated 6 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆275Updated 2 months ago
- ☆88Updated 2 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆162Updated 3 years ago
- Python-based hardware modeling framework☆242Updated 5 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- Build Customized FPGA Implementations for Vivado☆327Updated this week
- ☆332Updated 10 months ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆138Updated 9 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆236Updated last year
- Comment on the rocket-chip source code☆179Updated 6 years ago
- Provides dot visualizations of chisel/firrtl circuits☆119Updated 2 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆166Updated last year
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆144Updated 7 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆197Updated 5 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 3 years ago
- Documentation for NVDLA.☆250Updated 11 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆377Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆283Updated last month
- Support for Rocket Chip on Zynq FPGAs☆409Updated 6 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆101Updated 6 years ago
- A Chisel RTL generator for network-on-chip interconnects☆204Updated 2 months ago
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆282Updated this week
- A dynamic verification library for Chisel.☆152Updated 8 months ago
- Connectal is a framework for software-driven hardware development.☆170Updated last year
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 5 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆158Updated 5 years ago