bu-icsg / danaLinks
Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel
☆219Updated 5 years ago
Alternatives and similar repositories for dana
Users that are interested in dana are comparing it to the libraries listed below
Sorting:
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆290Updated 2 months ago
- Python-based hardware modeling framework☆245Updated 6 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆174Updated 5 years ago
- ☆88Updated 2 years ago
- Chisel components for FPGA projects☆128Updated 2 years ago
- Build Customized FPGA Implementations for Vivado☆352Updated 2 weeks ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆161Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆242Updated last year
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆235Updated 2 weeks ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆165Updated 3 years ago
- ☆362Updated 3 months ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆144Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆276Updated 3 months ago
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- Virtual Platform for NVDLA☆159Updated 7 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆308Updated 2 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Updated 2 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆398Updated 2 months ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 6 years ago
- Comment on the rocket-chip source code☆179Updated 7 years ago
- Connectal is a framework for software-driven hardware development.☆176Updated 2 years ago
- ☆110Updated 7 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆181Updated 7 months ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 11 months ago