firesim / FireMarshalLinks
Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.
☆85Updated 2 months ago
Alternatives and similar repositories for FireMarshal
Users that are interested in FireMarshal are comparing it to the libraries listed below
Sorting:
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- ☆85Updated last month
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆178Updated 2 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆159Updated 5 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- Next generation CGRA generator☆112Updated this week
- Chisel/Firrtl execution engine☆153Updated 11 months ago
- Provides dot visualizations of chisel/firrtl circuits☆120Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆171Updated 3 weeks ago
- Chisel RISC-V Vector 1.0 Implementation☆106Updated 2 months ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- ☆81Updated last year
- Provides various testers for chisel users☆100Updated 2 years ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆103Updated 2 months ago
- ☆71Updated this week
- high-performance RTL simulator☆168Updated last year
- The Task Parallel System Composer (TaPaSCo)☆111Updated 2 months ago
- ☆89Updated 3 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆173Updated last week
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆101Updated this week
- The multi-core cluster of a PULP system.☆105Updated last week
- The OpenPiton Platform☆29Updated 2 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated this week
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆155Updated 3 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated last year
- ☆52Updated 2 weeks ago