firesim / FireMarshal
Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.
☆79Updated 3 months ago
Alternatives and similar repositories for FireMarshal:
Users that are interested in FireMarshal are comparing it to the libraries listed below
- ☆82Updated this week
- Chisel/Firrtl execution engine☆153Updated 7 months ago
- ☆33Updated 8 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆172Updated 8 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆150Updated last year
- upstream: https://github.com/RALC88/gem5☆31Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- RiscyOO: RISC-V Out-of-Order Processor☆155Updated 4 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆99Updated 5 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆55Updated last month
- Next generation CGRA generator☆109Updated this week
- Provides dot visualizations of chisel/firrtl circuits☆118Updated last year
- Tests for example Rocket Custom Coprocessors☆73Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 7 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆249Updated 3 weeks ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆88Updated last week
- Wrapper for Rocket-Chip on FPGAs☆129Updated 2 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- A dynamic verification library for Chisel.☆147Updated 4 months ago
- chipyard in mill :P☆77Updated last year
- Provides various testers for chisel users☆100Updated 2 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆88Updated last year
- ☆78Updated last year
- ☆85Updated 2 years ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 weeks ago
- The multi-core cluster of a PULP system.☆85Updated 2 weeks ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆63Updated 9 months ago
- (System)Verilog to Chisel translator☆112Updated 2 years ago