Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.
☆93Sep 24, 2026Updated 2 weeks ago
Alternatives and similar repositories for FireMarshal
Users that are interested in FireMarshal are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Nov 24, 2019Updated 6 years ago
- ☆92Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,047Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆328Aug 7, 2026Updated 2 months ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆139May 13, 2022Updated 4 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆21Sep 29, 2026Updated last week
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆36Oct 23, 2019Updated 6 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,418Updated this week
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆62Oct 1, 2023Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆39Sep 17, 2025Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- ☆81Feb 27, 2024Updated 2 years ago
- Network components (NIC, Switch) for FireBox☆20Oct 27, 2024Updated last year
- ☆14Feb 14, 2022Updated 4 years ago
- OpenPOWER Foundation General Information & Repository Listing☆32Mar 28, 2022Updated 4 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- A Scala library for Context-Dependent Environments☆50Apr 25, 2024Updated 2 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 7 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆15May 7, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The specification for the FIRRTL language☆67Oct 2, 2026Updated last week
- Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.☆48Sep 1, 2025Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆66Jun 27, 2025Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- A Rocket-based RISC-V superscalar in-order core☆42Aug 31, 2026Updated last month
- e300 and u500 devkits☆10Nov 15, 2020Updated 5 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- ☆20Mar 21, 2023Updated 3 years ago
- Release repo for SONIC and TAILS☆22Jun 12, 2020Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆499May 8, 2026Updated 5 months ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Flexible Intermediate Representation for RTL☆747Aug 20, 2024Updated 2 years ago
- Open-source non-blocking L2 cache☆66Sep 16, 2026Updated 3 weeks ago
- Chisel RISC-V Vector 1.0 Implementation☆158Updated this week
- MLIR-in as a compiler stack for ucb-bar☆20Updated this week
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆16Aug 30, 2023Updated 3 years ago