firesim / FireMarshal
Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.
☆78Updated last month
Alternatives and similar repositories for FireMarshal:
Users that are interested in FireMarshal are comparing it to the libraries listed below
- ☆82Updated last week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆163Updated 5 months ago
- ☆33Updated 6 months ago
- ☆132Updated 2 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆153Updated 4 years ago
- Provides dot visualizations of chisel/firrtl circuits☆119Updated last year
- ☆77Updated 2 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆149Updated 11 months ago
- chipyard in mill :P☆77Updated last year
- Chisel/Firrtl execution engine☆153Updated 4 months ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆98Updated last year
- Next generation CGRA generator☆108Updated this week
- upstream: https://github.com/RALC88/gem5☆31Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆54Updated last month
- Provides various testers for chisel users☆101Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- Wrapper for Rocket-Chip on FPGAs☆128Updated 2 years ago
- ☆77Updated 10 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆240Updated 3 weeks ago
- RISC-V Torture Test☆175Updated 6 months ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated 5 months ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆130Updated last year
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆83Updated 2 weeks ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆54Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆66Updated 3 weeks ago
- A Chisel RTL generator for network-on-chip interconnects☆182Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆114Updated last week
- (System)Verilog to Chisel translator☆109Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆60Updated 4 months ago