firesim / FireMarshalLinks
Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.
☆86Updated 2 weeks ago
Alternatives and similar repositories for FireMarshal
Users that are interested in FireMarshal are comparing it to the libraries listed below
Sorting:
- ☆87Updated 3 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- Provides various testers for chisel users☆100Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuits☆121Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 4 months ago
- The Task Parallel System Composer (TaPaSCo)☆111Updated 4 months ago
- ☆80Updated last year
- RiscyOO: RISC-V Out-of-Order Processor☆163Updated 5 years ago
- Chisel/Firrtl execution engine☆154Updated last year
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Next generation CGRA generator☆114Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆266Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆232Updated 10 months ago
- ☆90Updated last month
- chipyard in mill :P☆78Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last week
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Chisel RISC-V Vector 1.0 Implementation☆112Updated last month
- Workshop on Computer Architecture Research with RISC-V (CARRV)☆41Updated 11 months ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 6 months ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- Open-source high-performance non-blocking cache☆89Updated 2 weeks ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆147Updated last month
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆106Updated 4 months ago
- high-performance RTL simulator☆178Updated last year
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆102Updated last week
- Wrapper for Rocket-Chip on FPGAs☆137Updated 3 years ago