firesim / FireMarshalLinks
Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.
☆86Updated 2 weeks ago
Alternatives and similar repositories for FireMarshal
Users that are interested in FireMarshal are comparing it to the libraries listed below
Sorting:
- ☆86Updated 4 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- Next generation CGRA generator☆115Updated this week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- ☆80Updated last year
- RiscyOO: RISC-V Out-of-Order Processor☆164Updated 5 years ago
- The Task Parallel System Composer (TaPaSCo)☆110Updated 5 months ago
- Provides various testers for chisel users☆99Updated 2 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 3 months ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- Chisel/Firrtl execution engine☆153Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆114Updated 3 weeks ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆108Updated 5 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 4 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- Tile based architecture designed for computing efficiency, scalability and generality☆269Updated last month
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- ☆80Updated last week
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- Workshop on Computer Architecture Research with RISC-V (CARRV)☆41Updated 11 months ago
- chipyard in mill :P☆77Updated last year
- Chisel components for FPGA projects☆127Updated 2 years ago
- high-performance RTL simulator☆180Updated last year