firesim / FireMarshalLinks
Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.
☆82Updated last week
Alternatives and similar repositories for FireMarshal
Users that are interested in FireMarshal are comparing it to the libraries listed below
Sorting:
- Next generation CGRA generator☆111Updated last week
- ☆84Updated 3 weeks ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- Chisel/Firrtl execution engine☆153Updated 9 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆174Updated 3 weeks ago
- RiscyOO: RISC-V Out-of-Order Processor☆156Updated 4 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆257Updated 2 weeks ago
- upstream: https://github.com/RALC88/gem5☆31Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuits☆119Updated 2 years ago
- ☆35Updated 10 months ago
- Provides various testers for chisel users☆100Updated 2 years ago
- Wrapper for Rocket-Chip on FPGAs☆134Updated 2 years ago
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 3 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆98Updated 3 weeks ago
- ☆103Updated 2 years ago
- chipyard in mill :P☆78Updated last year
- ☆86Updated 3 years ago
- Open-source high-performance non-blocking cache☆82Updated last week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆36Updated 3 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆141Updated last week
- ☆81Updated last year
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- ☆47Updated 3 weeks ago
- (System)Verilog to Chisel translator☆114Updated 3 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆94Updated 2 weeks ago