firesim / FireMarshalLinks
Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.
☆87Updated 3 months ago
Alternatives and similar repositories for FireMarshal
Users that are interested in FireMarshal are comparing it to the libraries listed below
Sorting:
- ☆87Updated this week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆163Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Chisel/Firrtl execution engine☆154Updated last year
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 6 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆181Updated 8 months ago
- Next generation CGRA generator☆118Updated this week
- Provides various testers for chisel users☆100Updated 3 years ago
- Open-source high-performance non-blocking cache☆92Updated last month
- chipyard in mill :P☆77Updated 2 years ago
- ☆82Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Chisel RISC-V Vector 1.0 Implementation☆126Updated 3 months ago
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆169Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- The Task Parallel System Composer (TaPaSCo)☆116Updated 3 weeks ago
- Workshop on Computer Architecture Research with RISC-V (CARRV)☆42Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆190Updated 3 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- high-performance RTL simulator☆185Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆114Updated 2 months ago
- The OpenPiton Platform☆28Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆90Updated 3 weeks ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆44Updated 6 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 6 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆152Updated last week