Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.
☆88Mar 17, 2026Updated this week
Alternatives and similar repositories for FireMarshal
Users that are interested in FireMarshal are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Nov 24, 2019Updated 6 years ago
- ☆88Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,003Mar 9, 2026Updated 2 weeks ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆314Mar 6, 2026Updated 2 weeks ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆20Oct 22, 2025Updated 5 months ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,183Mar 17, 2026Updated last week
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆37Oct 23, 2019Updated 6 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆60Oct 1, 2023Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 6 months ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Nov 22, 2019Updated 6 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- ☆14Feb 14, 2022Updated 4 years ago
- OpenPOWER Foundation General Information & Repository Listing☆26Mar 28, 2022Updated 3 years ago
- Network components (NIC, Switch) for FireBox☆19Oct 27, 2024Updated last year
- ☆80Feb 27, 2024Updated 2 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- A Scala library for Context-Dependent Environments☆51Apr 25, 2024Updated last year
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 3 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆63Jun 27, 2025Updated 8 months ago
- Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.☆45Sep 1, 2025Updated 6 months ago
- The specification for the FIRRTL language☆64Updated this week
- Berkeley's Spatial Array Generator☆1,251Updated this week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆164Jan 25, 2024Updated 2 years ago
- ☆19Mar 21, 2023Updated 3 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated 11 months ago
- Release repo for SONIC and TAILS☆21Jun 12, 2020Updated 5 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- Open-source non-blocking L2 cache☆55Updated this week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆466May 15, 2025Updated 10 months ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Aug 30, 2023Updated 2 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆245Apr 29, 2024Updated last year
- ☆19Jan 16, 2024Updated 2 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated last year
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 5 years ago