chipsalliance / treadleLinks
Chisel/Firrtl execution engine
☆153Updated 10 months ago
Alternatives and similar repositories for treadle
Users that are interested in treadle are comparing it to the libraries listed below
Sorting:
- Provides various testers for chisel users☆100Updated 2 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuits☆120Updated 2 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆236Updated last year
- ☆84Updated last month
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆232Updated 11 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- (System)Verilog to Chisel translator☆115Updated 3 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 2 months ago
- A scala based simulator for circuits described by a LoFirrtl file☆48Updated 2 years ago
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆88Updated last week
- Chisel components for FPGA projects☆125Updated last year
- A dynamic verification library for Chisel.☆152Updated 8 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆158Updated 5 years ago
- ☆103Updated 3 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆84Updated last month
- The specification for the FIRRTL language☆58Updated this week
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆144Updated last month
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- chipyard in mill :P☆78Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆262Updated last month
- high-performance RTL simulator☆168Updated last year
- A Scala library for Context-Dependent Environments☆47Updated last year
- RISC-V Formal Verification Framework☆142Updated last month
- A prototype GUI for chisel-development☆52Updated 5 years ago
- RISC-V Torture Test☆196Updated last year
- Open-source high-performance non-blocking cache☆86Updated last month
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆101Updated last month
- Advanced Interface Bus (AIB) die-to-die hardware open source☆138Updated 9 months ago
- ☆81Updated last year