Chisel/Firrtl execution engine
☆155Aug 21, 2024Updated last year
Alternatives and similar repositories for treadle
Users that are interested in treadle are comparing it to the libraries listed below
Sorting:
- A scala based simulator for circuits described by a LoFirrtl file☆49Jan 12, 2023Updated 3 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 2 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆244Apr 29, 2024Updated last year
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Nov 22, 2019Updated 6 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 2 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated last year
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- A template project for beginning new Chisel work☆692Feb 24, 2026Updated last week
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆313Feb 20, 2026Updated last week
- ☆13Feb 13, 2021Updated 5 years ago
- chisel tutorial exercises and answers☆748Jan 6, 2022Updated 4 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- educational microarchitectures for risc-v isa☆740Sep 1, 2025Updated 6 months ago
- Digital Design with Chisel☆898Updated this week
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 3 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆162Jan 25, 2024Updated 2 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆997Feb 25, 2026Updated last week
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated 11 months ago
- Chisel examples and code snippets☆268Aug 1, 2022Updated 3 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,113Sep 10, 2024Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 4 years ago
- ☆87Jan 30, 2026Updated last month
- Chisel: A Modern Hardware Design Language☆4,588Updated this week
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- OmniXtend cache coherence protocol☆82Jun 10, 2025Updated 8 months ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Jan 23, 2020Updated 6 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated last month
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,149Updated this week
- A RISC-V Core (RV32I) written in Chisel HDL☆107Feb 3, 2026Updated last month