Chisel/Firrtl execution engine
☆157Aug 21, 2024Updated last year
Alternatives and similar repositories for treadle
Users that are interested in treadle are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A scala based simulator for circuits described by a LoFirrtl file☆50Jan 12, 2023Updated 3 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆248Apr 29, 2024Updated 2 years ago
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated 2 years ago
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆71Mar 2, 2023Updated 3 years ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated 10 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- (System)Verilog to Chisel translator☆121May 20, 2022Updated 4 years ago
- A template project for beginning new Chisel work☆704Feb 24, 2026Updated 4 months ago
- ☆139May 13, 2022Updated 4 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- For contributions of Chisel IP to the chisel community.☆73Nov 7, 2024Updated last year
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 6 years ago
- Digital Design with Chisel☆922Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆324Jul 13, 2026Updated last week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Common RTL blocks used in SiFive's projects☆193May 13, 2022Updated 4 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆39Jan 26, 2026Updated 5 months ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- educational microarchitectures for risc-v isa☆752Sep 1, 2025Updated 10 months ago
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 5 years ago
- chisel tutorial exercises and answers☆755Jan 6, 2022Updated 4 years ago
- Chisel: A Modern Hardware Design Language☆4,732Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,028Jun 26, 2026Updated 3 weeks ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆165Jan 25, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,143Sep 10, 2024Updated last year
- Simple RISC-V 3-stage Pipeline in Chisel☆617Aug 9, 2024Updated last year
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- high-performance RTL simulator☆195Updated this week
- Chisel examples and code snippets☆285Aug 1, 2022Updated 3 years ago