Chisel/Firrtl execution engine
☆157Aug 21, 2024Updated last year
Alternatives and similar repositories for treadle
Users that are interested in treadle are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A scala based simulator for circuits described by a LoFirrtl file☆50Jan 12, 2023Updated 3 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆247Apr 29, 2024Updated 2 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated last year
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆102Nov 22, 2019Updated 6 years ago
- (System)Verilog to Chisel translator☆120May 20, 2022Updated 3 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 8 months ago
- A template project for beginning new Chisel work☆696Feb 24, 2026Updated 2 months ago
- ☆13Feb 13, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A dynamic verification library for Chisel.☆161Nov 9, 2024Updated last year
- For contributions of Chisel IP to the chisel community.☆72Nov 7, 2024Updated last year
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆315Mar 6, 2026Updated last month
- Digital Design with Chisel☆910Apr 16, 2026Updated 2 weeks ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- educational microarchitectures for risc-v isa☆747Sep 1, 2025Updated 8 months ago
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 4 years ago
- chisel tutorial exercises and answers☆751Jan 6, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,012Updated this week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- Chisel: A Modern Hardware Design Language☆4,644Updated this week
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- Simple RISC-V 3-stage Pipeline in Chisel☆607Aug 9, 2024Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,130Sep 10, 2024Updated last year
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- high-performance RTL simulator☆191Jun 19, 2024Updated last year
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Chisel examples and code snippets☆277Aug 1, 2022Updated 3 years ago
- ☆90Apr 21, 2026Updated last week
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆37Jan 26, 2026Updated 3 months ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Aug 30, 2023Updated 2 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆223Jan 23, 2020Updated 6 years ago
- OmniXtend cache coherence protocol☆84Jun 10, 2025Updated 10 months ago
- A RISC-V Core (RV32I) written in Chisel HDL☆108Feb 3, 2026Updated 3 months ago