Chisel/Firrtl execution engine
☆157Aug 21, 2024Updated 2 years ago
Alternatives and similar repositories for treadle
Users that are interested in treadle are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A scala based simulator for circuits described by a LoFirrtl file☆50Jan 12, 2023Updated 3 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- Flexible Intermediate Representation for RTL☆747Aug 20, 2024Updated 2 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆250Apr 29, 2024Updated 2 years ago
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated 2 years ago
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Mar 2, 2023Updated 3 years ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated 11 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- (System)Verilog to Chisel translator☆123May 20, 2022Updated 4 years ago
- A template project for beginning new Chisel work☆707Feb 24, 2026Updated 6 months ago
- ☆139May 13, 2022Updated 4 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- For contributions of Chisel IP to the chisel community.☆73Nov 7, 2024Updated last year
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 6 years ago
- Digital Design with Chisel☆929Jul 21, 2026Updated last month
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆325Aug 7, 2026Updated 3 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Common RTL blocks used in SiFive's projects☆194May 13, 2022Updated 4 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆39Jan 26, 2026Updated 7 months ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- educational microarchitectures for risc-v isa☆754Sep 1, 2025Updated 11 months ago
- A Style Guide for the Chisel Hardware Construction Language☆110Jul 16, 2021Updated 5 years ago
- chisel tutorial exercises and answers☆757Jan 6, 2022Updated 4 years ago
- Chisel: A Modern Hardware Design Language☆4,768Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,037Updated this week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,150Sep 10, 2024Updated last year
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 3 years ago
- high-performance RTL simulator☆195Aug 4, 2026Updated 3 weeks ago
- Chisel examples and code snippets☆284Aug 1, 2022Updated 4 years ago