CLI tool for RTL design space exploration on top of Vivado
☆15Jun 5, 2023Updated 3 years ago
Alternatives and similar repositories for dovado
Users that are interested in dovado are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- Interfacing VHDL and foreign languages with VUnit☆16Feb 20, 2020Updated 6 years ago
- VHDL related news.☆27Updated this week
- cryptography ip-cores in vhdl / verilog☆43Feb 20, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- A high throughput FFT implementation☆21Jan 17, 2022Updated 4 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Jun 23, 2026Updated 4 months ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 3 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 4 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Sep 1, 2026Updated 2 months ago
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- A website and Python library for determining if two logical statements are equivalent. Uses VHDL syntax and logical operators.☆14Feb 24, 2022Updated 4 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- A linux'ish build system for System on Chip designs, based on GHDL☆14Dec 14, 2024Updated last year
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆56Updated this week
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- Generate symbols from HDL components/modules☆23Feb 6, 2023Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆71Jul 29, 2026Updated 3 months ago
- What better way to learn VHDL, than to do some fractals?☆54Feb 20, 2021Updated 5 years ago
- A VHDL implementation of 128 bit AES encryption with a PCIe interface.☆27Jan 9, 2017Updated 9 years ago
- Digital Signal Processing and Well-Known Modulations on HDL☆40May 22, 2025Updated last year
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆18Sep 10, 2026Updated last month
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆21Feb 27, 2024Updated 2 years ago
- ☆12Jun 8, 2021Updated 5 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- Label dialogue with Dialogue Acts and Adjacency Pairs☆12Jun 20, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆19Sep 13, 2023Updated 3 years ago
- Controller code for Human And Robot Modular OpeN Interactions☆12Aug 30, 2024Updated 2 years ago
- VHDL code examples for a digital design course☆25Jan 29, 2020Updated 6 years ago
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆21May 12, 2025Updated last year
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 3 years ago
- A curated, domain-organized list of robotics benchmarks—manipulation, locomotion, navigation, HRI, safety, simulation—summarized in conci…☆18Aug 23, 2025Updated last year
- An useful class to acquire frame from a gstreamer pipeline and use them with OpenCV☆13Apr 25, 2017Updated 9 years ago