dpaletti / dovado
CLI tool for RTL design space exploration on top of Vivado
☆14Updated last year
Related projects ⓘ
Alternatives and complementary repositories for dovado
- Generated files from ANTLR4 for Verilog parsing in Python☆12Updated 2 years ago
- Common SystemVerilog RTL modules for RgGen☆11Updated 5 months ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆21Updated last month
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆28Updated this week
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Updated last year
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Updated 2 years ago
- VHDLproc is a VHDL preprocessor☆24Updated 2 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- SystemVerilog Linter based on pyslang☆23Updated 7 months ago
- UVM Python Verification Agents Library☆13Updated 3 years ago
- VHDL plugin for RgGen☆11Updated 5 months ago
- YosysHQ SVA AXI Properties☆31Updated last year
- Cross EDA Abstraction and Automation☆35Updated 2 weeks ago
- VHDL related news.☆24Updated this week
- VHDL String Formatting Library☆23Updated 6 months ago
- VHDL dependency analyzer☆22Updated 4 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆16Updated 6 months ago
- Interfacing VHDL and foreign languages with VUnit☆14Updated 4 years ago
- Python Tool for UVM Testbench Generation☆49Updated 5 months ago
- An open source, parameterized SystemVerilog digital hardware IP library☆23Updated 5 months ago
- Generator for VHDL regular expression matchers☆14Updated 3 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆23Updated last week
- Example of Test Driven Design with VUnit☆14Updated 2 years ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆22Updated 3 years ago
- Open source RTL simulation acceleration on commodity hardware☆21Updated last year
- Python/Simulator integration using procedure calls☆9Updated 4 years ago
- Python interface for cross-calling with HDL☆20Updated this week
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆29Updated 3 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆36Updated 3 years ago