dpaletti / dovadoLinks
CLI tool for RTL design space exploration on top of Vivado
☆15Updated 2 years ago
Alternatives and similar repositories for dovado
Users that are interested in dovado are comparing it to the libraries listed below
Sorting:
- VHDLproc is a VHDL preprocessor☆24Updated 3 years ago
- VHDL dependency analyzer☆24Updated 5 years ago
- Example of Test Driven Design with VUnit☆14Updated 3 years ago
- Cross EDA Abstraction and Automation☆39Updated 2 weeks ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- SystemVerilog Linter based on pyslang☆31Updated 3 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated this week
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Updated 3 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆57Updated this week
- Common SystemVerilog RTL modules for RgGen☆13Updated 2 months ago
- An open source, parameterized SystemVerilog digital hardware IP library☆28Updated last year
- A flexible and scalable development platform for modern FPGA projects.☆32Updated last month
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆37Updated last month
- ☆30Updated 2 weeks ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Updated 2 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆45Updated last year
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆45Updated 4 years ago
- ☆32Updated 2 years ago
- VHDL String Formatting Library☆25Updated last year
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆73Updated 3 weeks ago
- An open-source HDL register code generator fast enough to run in real time.☆72Updated last month
- SystemVerilog FSM generator☆32Updated last year
- IP Core Library - Published and maintained by the Open Source VHDL Group☆21Updated last month
- UVM Python Verification Agents Library☆15Updated 4 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Updated 5 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- ☆31Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- Generator for VHDL regular expression matchers☆14Updated 4 years ago
- Running Python code in SystemVerilog☆70Updated 2 months ago