dpaletti / dovado
CLI tool for RTL design space exploration on top of Vivado
☆14Updated last year
Alternatives and similar repositories for dovado:
Users that are interested in dovado are comparing it to the libraries listed below
- Common SystemVerilog RTL modules for RgGen☆12Updated 2 weeks ago
- VHDL dependency analyzer☆23Updated 4 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Updated 3 years ago
- SystemVerilog Linter based on pyslang☆25Updated 3 weeks ago
- Interfacing VHDL and foreign languages with VUnit☆14Updated 4 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Updated 2 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆22Updated 4 months ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆43Updated 4 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Updated last year
- YosysHQ SVA AXI Properties☆37Updated last year
- VHDLproc is a VHDL preprocessor☆24Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆30Updated this week
- VHDL related news.☆25Updated this week
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- Generator for VHDL regular expression matchers☆14Updated 4 years ago
- UVM Python Verification Agents Library☆14Updated 3 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆24Updated 8 months ago
- Example of Test Driven Design with VUnit☆14Updated 3 years ago
- SystemVerilog FSM generator☆27Updated 8 months ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆29Updated this week
- An example Python-based MDV testbench for apbi2c core☆30Updated 6 months ago
- ☆17Updated this week
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆37Updated 4 years ago
- VHDL plugin for RgGen☆11Updated last week
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆22Updated 3 years ago
- Generate address space documentation HTML from compiled SystemRDL input☆48Updated 4 months ago
- Cross EDA Abstraction and Automation☆36Updated this week
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year