template-hls / template-hls-floatLinks
☆30Updated 6 years ago
Alternatives and similar repositories for template-hls-float
Users that are interested in template-hls-float are comparing it to the libraries listed below
Sorting:
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- ☆72Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- A DSL for Systolic Arrays☆80Updated 6 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- Train and deploy LUT-based neural networks on FPGAs☆97Updated last year
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆83Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 6 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- ☆24Updated 4 years ago
- ☆58Updated 5 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- ☆23Updated 2 years ago
- FPGA version of Rodinia in HLS C/C++☆38Updated 4 years ago
- ☆58Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- ☆63Updated 3 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆68Updated 5 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 11 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated last year
- ☆36Updated 4 years ago
- ☆87Updated last year
- DASS HLS Compiler☆29Updated last year
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- A general framework for optimizing DNN dataflow on systolic array☆39Updated 4 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- Systolic array implementations for Cholesky, LU, and QR decomposition☆45Updated 9 months ago