template-hls / template-hls-floatLinks
☆30Updated 6 years ago
Alternatives and similar repositories for template-hls-float
Users that are interested in template-hls-float are comparing it to the libraries listed below
Sorting:
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- ☆72Updated 2 years ago
- Train and deploy LUT-based neural networks on FPGAs☆99Updated last year
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- A DSL for Systolic Arrays☆81Updated 6 years ago
- ☆58Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆43Updated last week
- ☆87Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- FPGA version of Rodinia in HLS C/C++☆40Updated 4 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- DASS HLS Compiler☆29Updated 2 years ago
- ☆63Updated 5 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago
- ☆60Updated 5 years ago
- ☆25Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 7 months ago
- ☆24Updated 4 years ago
- ☆61Updated this week
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆125Updated 2 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆59Updated 3 years ago