CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture
☆171Mar 12, 2026Updated 2 months ago
Alternatives and similar repositories for CHARM
Users that are interested in CHARM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆36Mar 12, 2026Updated 2 months ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆26May 18, 2025Updated last year
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆22Apr 17, 2024Updated 2 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆241Dec 8, 2022Updated 3 years ago
- ☆13Aug 1, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Dec 16, 2021Updated 4 years ago
- ☆73Feb 16, 2023Updated 3 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained. Community-maintained version with binar…☆190Mar 8, 2026Updated 2 months ago
- ☆32Mar 31, 2025Updated last year
- [FPGA 2024] Source code and bitstream for LevelST: Stream-based Accelerator for Sparse Triangular Solver☆15Jun 1, 2025Updated 11 months ago
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Mar 23, 2025Updated last year
- Open-source AI acceleration on FPGA: from ONNX to RTL☆54May 14, 2026Updated last week
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆94Jul 26, 2024Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆75Dec 19, 2025Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Allo Accelerator Design and Programming Framework (PLDI'24)☆377May 13, 2026Updated last week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆100Sep 27, 2024Updated last year
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆41Oct 3, 2023Updated 2 years ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆62Mar 8, 2026Updated 2 months ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆339Apr 20, 2024Updated 2 years ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Jul 24, 2024Updated last year
- Xilinx Modifications to Halide☆13May 3, 2021Updated 5 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆66Aug 1, 2025Updated 9 months ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Jul 27, 2023Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆385Jan 20, 2025Updated last year
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆635May 15, 2026Updated last week
- ☆136Updated this week
- SCARIF is a tool to estimate the embodied carbon emissions of data center servers with accelerator hardware (GPUs, FPGAs, etc.)☆15Updated this week
- ☆63Mar 24, 2025Updated last year
- [FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs☆25Feb 14, 2023Updated 3 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Apr 27, 2026Updated 3 weeks ago
- Heterogenous ML accelerator☆22May 5, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A scalable High-Level Synthesis framework on MLIR☆296May 15, 2024Updated 2 years ago
- ☆35Jul 9, 2020Updated 5 years ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆361Updated this week
- SAMO: Streaming Architecture Mapping Optimisation☆36Oct 4, 2023Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- EQueue Dialect☆42Feb 3, 2022Updated 4 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆251Apr 15, 2024Updated 2 years ago