arc-research-lab / CHARMLinks
CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture
☆147Updated this week
Alternatives and similar repositories for CHARM
Users that are interested in CHARM are comparing it to the libraries listed below
Sorting:
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆151Updated last week
- RTL implementation of Flex-DPE.☆106Updated 5 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆133Updated 3 weeks ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆54Updated 3 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆93Updated 9 months ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆173Updated this week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated last week
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆60Updated 4 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆80Updated 11 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆144Updated last month
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- Repository to host and maintain scale-sim-v2 code☆315Updated 2 months ago
- An Open-Source Tool for CGRA Accelerators☆67Updated 2 months ago
- ☆56Updated 3 months ago
- An FPGA Accelerator for Transformer Inference☆85Updated 3 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆67Updated 5 years ago
- A co-design architecture on sparse attention☆52Updated 3 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆133Updated 3 weeks ago
- A scalable High-Level Synthesis framework on MLIR☆265Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆32Updated this week
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆98Updated 3 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆75Updated 6 years ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆71Updated last month
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆69Updated 4 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆26Updated 2 years ago
- ☆65Updated 5 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆84Updated 2 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆132Updated 5 months ago