arc-research-lab / CHARMLinks
CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture
☆163Updated this week
Alternatives and similar repositories for CHARM
Users that are interested in CHARM are comparing it to the libraries listed below
Sorting:
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆181Updated 2 weeks ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆180Updated 5 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆156Updated 8 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆237Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 7 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆74Updated 3 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆152Updated this week
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆35Updated this week
- Repository to host and maintain SCALE-Sim code☆412Updated last week
- STONNE: A Simulation Tool for Neural Networks Engines☆145Updated 7 months ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆68Updated 6 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆114Updated 10 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆72Updated 4 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆84Updated 4 years ago
- ☆62Updated 10 months ago
- An FPGA Accelerator for Transformer Inference☆93Updated 3 years ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆86Updated 6 months ago
- A scalable High-Level Synthesis framework on MLIR☆288Updated last year
- Vitis HLS Library for FINN☆214Updated last month
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆117Updated 7 months ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆58Updated 6 months ago
- ☆72Updated 2 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆184Updated last month
- An Open-Source Tool for CGRA Accelerators☆82Updated 5 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆43Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆167Updated 2 years ago