arc-research-lab / CHARMLinks
CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture
☆162Updated last week
Alternatives and similar repositories for CHARM
Users that are interested in CHARM are comparing it to the libraries listed below
Sorting:
- AutoSA: Polyhedral-Based Systolic Array Compiler☆232Updated 3 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆174Updated 2 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆152Updated 7 months ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆176Updated 4 months ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- STONNE: A Simulation Tool for Neural Networks Engines☆147Updated 6 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆73Updated last month
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 5 months ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆66Updated 6 years ago
- Repository to host and maintain SCALE-Sim code☆390Updated last week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated 2 months ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆113Updated 2 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆110Updated 8 months ago
- A scalable High-Level Synthesis framework on MLIR☆285Updated last year
- Library of approximate arithmetic circuits☆61Updated 3 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆35Updated this week
- PyTorch model to RTL flow for low latency inference☆131Updated last year
- Tool for optimize CNN blocking☆94Updated 5 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆43Updated 2 years ago
- An FPGA Accelerator for Transformer Inference☆92Updated 3 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆243Updated last year
- ☆60Updated 9 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆81Updated 6 years ago
- Vitis HLS Library for FINN☆210Updated last week
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- An integrated CGRA design framework☆91Updated 9 months ago