arc-research-lab / CHARM
CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture
☆133Updated this week
Alternatives and similar repositories for CHARM:
Users that are interested in CHARM are comparing it to the libraries listed below
- RTL implementation of Flex-DPE.☆98Updated 5 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆88Updated 6 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆217Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆78Updated 8 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆48Updated last week
- ☆104Updated 4 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆50Updated last month
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆165Updated this week
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆147Updated 5 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆31Updated this week
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆71Updated 2 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆50Updated 3 weeks ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆63Updated 5 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆121Updated last week
- STONNE: A Simulation Tool for Neural Networks Engines☆127Updated 10 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆141Updated last month
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆124Updated last year
- Vitis HLS Library for FINN☆191Updated 3 weeks ago
- Repository to host and maintain scale-sim-v2 code☆277Updated last week
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated last year
- An Open-Source Tool for CGRA Accelerators☆61Updated 2 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆71Updated 3 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆90Updated 2 months ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆186Updated 4 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆70Updated 5 years ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆56Updated last month
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆145Updated 2 years ago
- An integrated CGRA design framework☆87Updated 2 weeks ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆56Updated last month