arc-research-lab / CHARMLinks
CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture
☆148Updated this week
Alternatives and similar repositories for CHARM
Users that are interested in CHARM are comparing it to the libraries listed below
Sorting:
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆154Updated last week
- RTL implementation of Flex-DPE.☆107Updated 5 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆57Updated last month
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆146Updated 2 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆56Updated 4 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆94Updated 10 months ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆173Updated this week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆81Updated last year
- STONNE: A Simulation Tool for Neural Networks Engines☆135Updated last month
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆60Updated 4 months ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆101Updated 3 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆32Updated this week
- An Open-Source Tool for CGRA Accelerators☆67Updated 3 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆135Updated last month
- ☆56Updated 4 months ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆67Updated 5 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆112Updated last month
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- A co-design architecture on sparse attention☆51Updated 3 years ago
- Repository to host and maintain scale-sim-v2 code☆321Updated 3 months ago
- An integrated CGRA design framework☆90Updated 4 months ago
- An FPGA Accelerator for Transformer Inference☆88Updated 3 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆111Updated 2 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆135Updated 5 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆26Updated 2 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆69Updated 4 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated last year