fastmachinelearning / hls4mlLinks
Machine learning on FPGAs using HLS
☆1,745Updated last week
Alternatives and similar repositories for hls4ml
Users that are interested in hls4ml are comparing it to the libraries listed below
Sorting:
- Dataflow compiler for QNN inference on FPGAs☆919Updated last week
- Tutorial notebooks for hls4ml☆400Updated last week
- Vitis In-Depth Tutorials☆1,501Updated last week
- ☆485Updated 2 months ago
- ☆749Updated 2 weeks ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆527Updated 6 years ago
- Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks☆620Updated 5 years ago
- Vitis Libraries☆1,056Updated last week
- ☆461Updated last year
- Dataflow QNN inference accelerator examples on FPGAs☆241Updated 4 months ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆867Updated last month
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆373Updated 11 months ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆436Updated 6 years ago
- Vitis_Accel_Examples☆576Updated last week
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,691Updated last week
- Python Productivity for ZYNQ☆2,250Updated 3 weeks ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆883Updated last year
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,359Updated 3 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆765Updated 8 years ago
- Quantized Neural Networks (QNNs) on PYNQ☆701Updated 3 years ago
- Berkeley's Spatial Array Generator☆1,162Updated this week
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆281Updated 6 years ago
- Brevitas: neural network quantization in PyTorch☆1,456Updated last week
- Vitis HLS Library for FINN☆213Updated 2 weeks ago
- DPU on PYNQ☆235Updated 4 months ago
- Verilog AXI stream components for FPGA implementation☆850Updated 10 months ago
- ☆297Updated last year
- ☆250Updated 5 years ago
- Run Time for AIE and FPGA based platforms☆638Updated last week
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆781Updated 6 years ago