fastmachinelearning / hls4ml
Machine learning on FPGAs using HLS
☆1,446Updated this week
Alternatives and similar repositories for hls4ml:
Users that are interested in hls4ml are comparing it to the libraries listed below
- Tutorial notebooks for hls4ml☆334Updated 2 weeks ago
- Dataflow compiler for QNN inference on FPGAs☆803Updated this week
- ☆668Updated 5 months ago
- Vitis In-Depth Tutorials☆1,357Updated this week
- ☆433Updated 10 months ago
- Vitis_Accel_Examples☆535Updated last month
- Dataflow QNN inference accelerator examples on FPGAs☆211Updated 3 weeks ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆454Updated 6 years ago
- ☆424Updated 7 months ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆335Updated 2 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆318Updated 2 months ago
- Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks☆606Updated 5 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆268Updated 5 years ago
- Run Time for AIE and FPGA based platforms☆588Updated this week
- Brevitas: neural network quantization in PyTorch☆1,290Updated this week
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆414Updated 5 years ago
- Vitis Libraries☆953Updated 2 weeks ago
- Verilog library for ASIC and FPGA designers☆1,271Updated 11 months ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆822Updated 3 months ago
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,574Updated 2 weeks ago
- FPGA Accelerator for CNN using Vivado HLS☆317Updated 3 years ago
- Python Productivity for ZYNQ☆2,106Updated 2 weeks ago
- Berkeley's Spatial Array Generator☆923Updated this week
- cocotb: Python-based chip (RTL) verification☆1,948Updated this week
- Verilog AXI components for FPGA implementation☆1,680Updated last month
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆842Updated 8 months ago
- An Open-source FPGA IP Generator☆895Updated this week
- Verilog AXI stream components for FPGA implementation☆795Updated last month
- Vitis HLS Library for FINN☆191Updated last week
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆324Updated 5 years ago