Alternatives and similar repositories for hls4ml

Users that are interested in hls4ml are comparing it to the libraries listed below

• fastmachinelearning / hls4ml-tutorial
  Tutorial notebooks for hls4ml
  ☆346Updated last month
• Xilinx / finn
  Dataflow compiler for QNN inference on FPGAs
  ☆835Updated this week
• danielholanda / LeFlow
  Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks
  ☆614Updated 5 years ago
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆688Updated this week
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆546Updated 2 weeks ago
• Xilinx / finn-examples
  Dataflow QNN inference accelerator examples on FPGAs
  ☆218Updated 3 months ago
• Xilinx / Vitis-AI-Tutorials
  ☆449Updated last year
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆347Updated 5 months ago
• Xilinx / Vitis-Tutorials
  Vitis In-Depth Tutorials
  ☆1,399Updated this week
• jofrfu / tinyTPU
  Implementation of a Tensor Processing Unit for embedded systems and the IoT.
  ☆477Updated 6 years ago
• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆838Updated 5 months ago
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆422Updated 5 years ago
• Xilinx / PYNQ_Workshop
  ☆432Updated 9 months ago
• fpgasystems / spooNN
  FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)
  ☆273Updated 5 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆810Updated 3 months ago
• definelicht / hlslib
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆319Updated 5 months ago
• doonny / PipeCNN
  An OpenCL-based FPGA Accelerator for Convolutional Neural Networks
  ☆1,311Updated 3 years ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,746Updated 3 months ago
• changwoolee / lenet5_hls
  FPGA Accelerator for CNN using Vivado HLS
  ☆317Updated 3 years ago
• dhm2013724 / yolov2_xilinx_fpga
  A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard
  ☆857Updated 10 months ago
• Xilinx / BNN-PYNQ
  Quantized Neural Networks (QNNs) on PYNQ
  ☆690Updated 3 years ago
• ucb-bar / gemmini
  Berkeley's Spatial Array Generator
  ☆972Updated 2 months ago
• Xilinx / DPU-PYNQ
  DPU on PYNQ
  ☆222Updated last year
• dgschwend / zynqnet
  Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"
  ☆754Updated 8 years ago
• xupsh / pp4fpgas-cn
  中文版 Parallel Programming for FPGAs
  ☆737Updated 10 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆492Updated 3 months ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆645Updated 2 years ago
• Xilinx / finn-hlslib
  Vitis HLS Library for FINN
  ☆198Updated 3 weeks ago
• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆978Updated 3 weeks ago
• omarelhedaby / CNN-FPGA
  Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database
  ☆512Updated 4 years ago