fastmachinelearning / hls4mlLinks
Machine learning on FPGAs using HLS
☆1,507Updated this week
Alternatives and similar repositories for hls4ml
Users that are interested in hls4ml are comparing it to the libraries listed below
Sorting:
- Tutorial notebooks for hls4ml☆346Updated last month
- Dataflow compiler for QNN inference on FPGAs☆835Updated this week
- Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks☆614Updated 5 years ago
- ☆688Updated this week
- Vitis_Accel_Examples☆546Updated 2 weeks ago
- Dataflow QNN inference accelerator examples on FPGAs☆218Updated 3 months ago
- ☆449Updated last year
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆347Updated 5 months ago
- Vitis In-Depth Tutorials☆1,399Updated this week
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆477Updated 6 years ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆838Updated 5 months ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆422Updated 5 years ago
- ☆432Updated 9 months ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆273Updated 5 years ago
- Verilog AXI stream components for FPGA implementation☆810Updated 3 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆319Updated 5 months ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,311Updated 3 years ago
- Verilog AXI components for FPGA implementation☆1,746Updated 3 months ago
- FPGA Accelerator for CNN using Vivado HLS☆317Updated 3 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆857Updated 10 months ago
- Quantized Neural Networks (QNNs) on PYNQ☆690Updated 3 years ago
- Berkeley's Spatial Array Generator☆972Updated 2 months ago
- DPU on PYNQ☆222Updated last year
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆754Updated 8 years ago
- 中文版 Parallel Programming for FPGAs☆737Updated 10 months ago
- Verilog UART☆492Updated 3 months ago
- synthesiseable ieee 754 floating point library in verilog☆645Updated 2 years ago
- Vitis HLS Library for FINN☆198Updated 3 weeks ago
- Vitis Libraries☆978Updated 3 weeks ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆512Updated 4 years ago