fastmachinelearning / hls4mlLinks
Machine learning on FPGAs using HLS
☆1,670Updated last week
Alternatives and similar repositories for hls4ml
Users that are interested in hls4ml are comparing it to the libraries listed below
Sorting:
- Dataflow compiler for QNN inference on FPGAs☆890Updated last week
- Tutorial notebooks for hls4ml☆382Updated this week
- Vitis In-Depth Tutorials☆1,470Updated 2 weeks ago
- ☆732Updated 4 months ago
- Vitis Libraries☆1,037Updated last month
- ☆471Updated last year
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆858Updated 3 weeks ago
- Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks☆619Updated 5 years ago
- Vitis_Accel_Examples☆562Updated 2 months ago
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,660Updated 6 months ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆511Updated 6 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆236Updated 2 months ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆433Updated 5 years ago
- ☆454Updated last year
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆366Updated 9 months ago
- Quantized Neural Networks (QNNs) on PYNQ☆703Updated 3 years ago
- Berkeley's Spatial Array Generator☆1,088Updated last week
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,346Updated 3 years ago
- Verilog AXI stream components for FPGA implementation☆834Updated 8 months ago
- Run Time for AIE and FPGA based platforms☆630Updated this week
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆279Updated 5 years ago
- Python Productivity for ZYNQ☆2,221Updated this week
- Verilog AXI components for FPGA implementation☆1,836Updated 8 months ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆871Updated last year
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆759Updated 8 years ago
- RTL, Cmodel, and testbench for NVDLA☆1,950Updated 3 years ago
- An Open-source FPGA IP Generator☆1,011Updated last week
- cocotb: Python-based chip (RTL) verification☆2,117Updated last week
- FPGA Accelerator for CNN using Vivado HLS☆325Updated 4 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,389Updated last week