Machine learning on FPGAs using HLS
☆2,154Sep 17, 2026Updated this week
Alternatives and similar repositories for hls4ml
Users that are interested in hls4ml are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tutorial notebooks for hls4ml☆448Updated this week
- Dataflow compiler for QNN inference on FPGAs☆1,072Updated this week
- Vitis HLS Library for FINN☆228May 27, 2026Updated 3 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆342Jan 20, 2025Updated last year
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆388Jan 20, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆810Jul 13, 2026Updated 2 months ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆339Jul 9, 2019Updated 7 years ago
- Brevitas: neural network quantization in PyTorch☆1,578Updated this week
- Dataflow QNN inference accelerator examples on FPGAs☆265Mar 10, 2026Updated 6 months ago
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,803Feb 24, 2026Updated 6 months ago
- Vitis In-Depth Tutorials☆1,614Sep 9, 2026Updated last week
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆910Jan 16, 2026Updated 8 months ago
- QKeras: a quantization deep learning library for Tensorflow Keras☆584Feb 23, 2026Updated 6 months ago
- QONNX: Arbitrary-Precision Quantized Neural Networks in ONNX☆191Sep 1, 2026Updated 2 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆208Nov 14, 2021Updated 4 years ago
- Try the active community-maintained version with binary releases at https://github.com/tuna/tapa . This is the UCLA publication version.☆194Aug 11, 2026Updated last month
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,388Feb 14, 2022Updated 4 years ago
- Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks☆628Jan 3, 2020Updated 6 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆105Sep 27, 2024Updated last year
- FPGA Accelerator for CNN using Vivado HLS☆340Oct 25, 2021Updated 4 years ago
- Python Productivity for ZYNQ☆2,353Sep 7, 2026Updated last week
- ☆515Jan 16, 2026Updated 8 months ago
- Fast inference of Boosted Decision Trees in FPGAs☆62Sep 8, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Vitis HLS LLVM source code and examples☆416Aug 4, 2026Updated last month
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆779May 26, 2017Updated 9 years ago
- ☆112Jul 19, 2019Updated 7 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆928Jul 29, 2024Updated 2 years ago
- Vitis_Accel_Examples☆605Aug 31, 2026Updated 2 weeks ago
- Convolutional Neural Network Using High Level Synthesis☆88Sep 23, 2020Updated 5 years ago
- DPU on PYNQ☆249Aug 12, 2025Updated last year
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆452Dec 2, 2019Updated 6 years ago
- Models and examples built with hls4ml☆12Apr 8, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆35Sep 12, 2019Updated 7 years ago
- A scalable High-Level Synthesis framework on MLIR☆303May 15, 2024Updated 2 years ago
- Vitis Libraries☆1,128Sep 3, 2026Updated 2 weeks ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆340Apr 20, 2024Updated 2 years ago
- 中文版 Parallel Programming for FPGAs☆772Aug 21, 2024Updated 2 years ago
- Legacy High Granularity Quantizarion 1 - Please use HGQ2 instead (https://github.com/calad0i/HGQ)☆40Mar 13, 2026Updated 6 months ago
- This is originally a collection of papers on neural network accelerators. Now it's more like my selection of research on deep learning an…☆2,122Mar 30, 2026Updated 5 months ago