Alternatives and similar repositories for hls4ml

Users that are interested in hls4ml are comparing it to the libraries listed below

• Xilinx / finn
  Dataflow compiler for QNN inference on FPGAs
  ☆907Updated last week
• fastmachinelearning / hls4ml-tutorial
  Tutorial notebooks for hls4ml
  ☆393Updated 2 weeks ago
• Xilinx / Vitis-Tutorials
  Vitis In-Depth Tutorials
  ☆1,490Updated last month
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆748Updated 2 weeks ago
• Xilinx / Vitis-AI-Tutorials
  ☆483Updated last month
• Xilinx / PYNQ_Workshop
  ☆455Updated last year
• danielholanda / LeFlow
  Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks
  ☆620Updated 5 years ago
• Xilinx / Vitis_Libraries
  Vitis Libraries
  ☆1,051Updated 2 weeks ago
• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆866Updated 2 weeks ago
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆575Updated 2 weeks ago
• jofrfu / tinyTPU
  Implementation of a Tensor Processing Unit for embedded systems and the IoT.
  ☆520Updated 6 years ago
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆372Updated 10 months ago
• Xilinx / finn-examples
  Dataflow QNN inference accelerator examples on FPGAs
  ☆239Updated 3 months ago
• Xilinx / PYNQ
  Python Productivity for ZYNQ
  ☆2,245Updated this week
• IBM / AccDNN
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆436Updated 6 years ago
• dgschwend / zynqnet
  Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"
  ☆764Updated 8 years ago
• Xilinx / BNN-PYNQ
  Quantized Neural Networks (QNNs) on PYNQ
  ☆700Updated 3 years ago
• dhm2013724 / yolov2_xilinx_fpga
  A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard
  ☆883Updated last year
• Xilinx / Vitis-AI
  Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.
  ☆1,677Updated 8 months ago
• ucb-bar / gemmini
  Berkeley's Spatial Array Generator
  ☆1,135Updated this week
• doonny / PipeCNN
  An OpenCL-based FPGA Accelerator for Convolutional Neural Networks
  ☆1,359Updated 3 years ago
• Xilinx / brevitas
  Brevitas: neural network quantization in PyTorch
  ☆1,442Updated this week
• nvdla / hw
  RTL, Cmodel, and testbench for NVDLA
  ☆1,989Updated 3 years ago
• changwoolee / lenet5_hls
  FPGA Accelerator for CNN using Vivado HLS
  ☆327Updated 4 years ago
• fpgasystems / spooNN
  FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)
  ☆281Updated 6 years ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆1,023Updated this week
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,877Updated 9 months ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,167Updated this week
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆698Updated 2 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,433Updated 2 weeks ago