fastmachinelearning / hls4mlLinks
Machine learning on FPGAs using HLS
☆1,566Updated this week
Alternatives and similar repositories for hls4ml
Users that are interested in hls4ml are comparing it to the libraries listed below
Sorting:
- Dataflow compiler for QNN inference on FPGAs☆854Updated last week
- Tutorial notebooks for hls4ml☆354Updated last month
- Vitis In-Depth Tutorials☆1,428Updated last week
- ☆705Updated last month
- ☆457Updated last year
- Vitis Libraries☆997Updated 2 months ago
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,635Updated 4 months ago
- ☆439Updated 10 months ago
- Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks☆618Updated 5 years ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆847Updated 6 months ago
- Dataflow QNN inference accelerator examples on FPGAs☆224Updated 4 months ago
- Vitis_Accel_Examples☆554Updated last month
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆429Updated 5 years ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆490Updated 6 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆867Updated last year
- Quantized Neural Networks (QNNs) on PYNQ☆695Updated 3 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆352Updated 6 months ago
- Brevitas: neural network quantization in PyTorch☆1,364Updated this week
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆756Updated 8 years ago
- Python Productivity for ZYNQ☆2,178Updated last week
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆276Updated 5 years ago
- FPGA Accelerator for CNN using Vivado HLS☆319Updated 3 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,326Updated 3 years ago
- Berkeley's Spatial Array Generator☆1,013Updated 3 months ago
- Vitis HLS Library for FINN☆204Updated last week
- DPU on PYNQ☆224Updated last year
- RTL, Cmodel, and testbench for NVDLA☆1,916Updated 3 years ago
- Run Time for AIE and FPGA based platforms☆614Updated this week
- Verilog AXI stream components for FPGA implementation☆817Updated 5 months ago
- ☆628Updated 2 weeks ago