Machine learning on FPGAs using HLS
☆1,862Mar 16, 2026Updated this week
Alternatives and similar repositories for hls4ml
Users that are interested in hls4ml are comparing it to the libraries listed below
Sorting:
- Tutorial notebooks for hls4ml☆419Updated this week
- Dataflow compiler for QNN inference on FPGAs☆952Mar 13, 2026Updated last week
- Vitis HLS Library for FINN☆216Feb 25, 2026Updated 3 weeks ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆335Jan 20, 2025Updated last year
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆376Jan 20, 2025Updated last year
- ☆768Jan 22, 2026Updated last month
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Jul 9, 2019Updated 6 years ago
- Brevitas: neural network quantization in PyTorch☆1,502Updated this week
- Dataflow QNN inference accelerator examples on FPGAs☆245Mar 10, 2026Updated last week
- Vitis In-Depth Tutorials☆1,536Mar 12, 2026Updated last week
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,736Feb 24, 2026Updated 3 weeks ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆881Jan 16, 2026Updated 2 months ago
- QKeras: a quantization deep learning library for Tensorflow Keras☆578Feb 23, 2026Updated 3 weeks ago
- QONNX: Arbitrary-Precision Quantized Neural Networks in ONNX☆179Mar 10, 2026Updated last week
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆185Mar 8, 2026Updated last week
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆205Nov 14, 2021Updated 4 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,367Feb 14, 2022Updated 4 years ago
- Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks☆622Jan 3, 2020Updated 6 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Sep 27, 2024Updated last year
- FPGA Accelerator for CNN using Vivado HLS☆338Oct 25, 2021Updated 4 years ago
- Python Productivity for ZYNQ☆2,284Mar 2, 2026Updated 2 weeks ago
- Fast inference of Boosted Decision Trees in FPGAs☆57Jan 28, 2026Updated last month
- Vitis HLS LLVM source code and examples☆406Sep 30, 2025Updated 5 months ago
- DPU on PYNQ☆243Aug 12, 2025Updated 7 months ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆770May 26, 2017Updated 8 years ago
- ☆502Jan 16, 2026Updated 2 months ago
- ☆109Jul 19, 2019Updated 6 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆901Jul 29, 2024Updated last year
- Vitis_Accel_Examples☆583Mar 12, 2026Updated last week
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆445Dec 2, 2019Updated 6 years ago
- Models and examples built with hls4ml☆12Apr 8, 2020Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆90Sep 23, 2020Updated 5 years ago
- ☆35Sep 12, 2019Updated 6 years ago
- Vitis Libraries☆1,077Feb 10, 2026Updated last month
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆340Apr 20, 2024Updated last year
- 中文版 Parallel Programming for FPGAs☆762Aug 21, 2024Updated last year
- A scalable High-Level Synthesis framework on MLIR☆291May 15, 2024Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆240Dec 8, 2022Updated 3 years ago
- PyTorch model to RTL flow for low latency inference☆131Mar 15, 2024Updated 2 years ago