A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
☆445Dec 2, 2019Updated 6 years ago
Alternatives and similar repositories for AccDNN
Users that are interested in AccDNN are comparing it to the libraries listed below
Sorting:
- ☆73Mar 22, 2020Updated 5 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆227Apr 22, 2019Updated 6 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆376Jan 20, 2025Updated last year
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 7 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆199Dec 15, 2017Updated 8 years ago
- ☆377May 11, 2023Updated 2 years ago
- This is originally a collection of papers on neural network accelerators. Now it's more like my selection of research on deep learning an…☆2,070Nov 8, 2025Updated 4 months ago
- ☆244Jun 21, 2022Updated 3 years ago
- ☆35Mar 1, 2019Updated 7 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆207Jun 25, 2020Updated 5 years ago
- Berkeley's Spatial Array Generator☆1,251Updated this week
- Explore the energy-efficient dataflow scheduling for neural networks.☆234Aug 24, 2020Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆273May 6, 2023Updated 2 years ago
- ☆72Feb 16, 2023Updated 3 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆149Dec 25, 2019Updated 6 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆240Dec 8, 2022Updated 3 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Jul 9, 2019Updated 6 years ago
- An Open Source Deep Learning Inference Engine Based on FPGA☆163Jan 29, 2021Updated 5 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆295Oct 30, 2025Updated 4 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆336Jan 20, 2025Updated last year
- RTL implementation of Flex-DPE.☆115Feb 22, 2020Updated 6 years ago
- Dataflow compiler for QNN inference on FPGAs☆954Updated this week
- 🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*☆21May 27, 2024Updated last year
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,367Feb 14, 2022Updated 4 years ago
- Vitis HLS Library for FINN☆216Feb 25, 2026Updated 3 weeks ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆23Feb 14, 2025Updated last year
- ☆65Apr 30, 2025Updated 10 months ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92May 25, 2019Updated 6 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Jan 30, 2023Updated 3 years ago
- Machine learning on FPGAs using HLS☆1,862Updated this week
- Tool for optimize CNN blocking☆95Mar 22, 2020Updated 6 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Sep 27, 2024Updated last year
- NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network☆362Oct 17, 2023Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆168Mar 12, 2026Updated last week
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆549Jan 5, 2019Updated 7 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆157May 26, 2025Updated 9 months ago
- ☆32Aug 21, 2021Updated 4 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆235Dec 22, 2025Updated 3 months ago