IBM / AccDNN
A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
☆414Updated 5 years ago
Alternatives and similar repositories for AccDNN:
Users that are interested in AccDNN are comparing it to the libraries listed below
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆336Updated 2 months ago
- IC implementation of Systolic Array for TPU☆224Updated 5 months ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆332Updated last year
- Deep Learning Accelerator (Convolution Neural Networks)☆178Updated 7 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆175Updated last year
- Implementation of CNN using Verilog☆212Updated 7 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆148Updated 5 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆268Updated 5 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆226Updated 6 years ago
- FPGA Accelerator for CNN using Vivado HLS☆317Updated 3 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆318Updated 2 months ago
- Vitis HLS Library for FINN☆191Updated last week
- Convolutional accelerator kernel, target ASIC & FPGA☆191Updated 2 years ago
- A convolutional neural network implemented in hardware (verilog)☆157Updated 7 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆154Updated 5 years ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆454Updated 6 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆209Updated 5 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆231Updated 6 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆324Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆148Updated last year
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆303Updated 4 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆255Updated last year
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆181Updated 8 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆148Updated 9 months ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆225Updated 6 years ago
- DPU on PYNQ☆216Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆474Updated 2 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆364Updated this week
- AMBA bus lecture material☆422Updated 5 years ago
- IC implementation of TPU☆118Updated 5 years ago