IBM / AccDNNLinks
A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
☆422Updated 5 years ago
Alternatives and similar repositories for AccDNN
Users that are interested in AccDNN are comparing it to the libraries listed below
Sorting:
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆347Updated 5 months ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆338Updated last year
- A FPGA Based CNN accelerator, following Google's TPU V1.☆155Updated 5 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆273Updated 5 years ago
- IC implementation of Systolic Array for TPU☆251Updated 8 months ago
- DPU on PYNQ☆222Updated last year
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆181Updated 8 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆211Updated 2 years ago
- Implementation of CNN using Verilog☆218Updated 7 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆186Updated 7 years ago
- Vitis HLS Library for FINN☆198Updated 2 weeks ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆227Updated 6 years ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆476Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆259Updated 2 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆325Updated 5 years ago
- A convolutional neural network implemented in hardware (verilog)☆157Updated 7 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆235Updated 6 years ago
- FPGA Accelerator for CNN using Vivado HLS☆317Updated 3 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆215Updated 6 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆154Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- RISC-V Integration for PYNQ☆174Updated 5 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆306Updated 4 years ago
- Small-scale Tensor Processing Unit built on an FPGA☆191Updated 5 years ago
- Berkeley's Spatial Array Generator☆972Updated 2 months ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆247Updated 6 years ago
- Vitis_Accel_Examples☆546Updated last week
- FPGA/AES/LeNet/VGG16☆102Updated 6 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆319Updated 5 months ago