IBM / AccDNN
A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
☆412Updated 5 years ago
Alternatives and similar repositories for AccDNN:
Users that are interested in AccDNN are comparing it to the libraries listed below
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆266Updated 5 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆329Updated last month
- Deep Learning Accelerator (Convolution Neural Networks)☆176Updated 7 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆225Updated 6 years ago
- A convolutional neural network implemented in hardware (verilog)☆157Updated 7 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆327Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆172Updated 11 months ago
- FPGA Accelerator for CNN using Vivado HLS☆312Updated 3 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆135Updated 5 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆303Updated 4 years ago
- Vitis HLS Library for FINN☆190Updated this week
- Implementation of CNN using Verilog☆207Updated 7 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆226Updated 6 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆179Updated 8 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆219Updated 6 years ago
- DPU on PYNQ☆211Updated last year
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆246Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆184Updated last year
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆325Updated 5 years ago
- IC implementation of Systolic Array for TPU☆197Updated 4 months ago
- CNN accelerator implemented with Spinal HDL☆146Updated last year
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆208Updated 5 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 3 years ago
- Vitis_Accel_Examples☆531Updated 3 weeks ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆142Updated 8 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆317Updated last month
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆184Updated 4 years ago
- ☆246Updated 4 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆127Updated last year
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆236Updated 3 years ago