IBM / AccDNNLinks
A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
☆428Updated 5 years ago
Alternatives and similar repositories for AccDNN
Users that are interested in AccDNN are comparing it to the libraries listed below
Sorting:
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆354Updated 7 months ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆278Updated 5 years ago
- IC implementation of Systolic Array for TPU☆272Updated 10 months ago
- Deep Learning Accelerator (Convolution Neural Networks)☆191Updated 7 years ago
- Vitis HLS Library for FINN☆206Updated 3 weeks ago
- Implementation of CNN using Verilog☆224Updated 7 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆158Updated 6 years ago
- DPU on PYNQ☆226Updated 2 weeks ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆354Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆222Updated 2 years ago
- A convolutional neural network implemented in hardware (verilog)☆160Updated 7 years ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆497Updated 6 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆158Updated last year
- FPGA Accelerator for CNN using Vivado HLS☆319Updated 3 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆262Updated 2 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆308Updated 4 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆238Updated 6 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆227Updated 5 months ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆329Updated 6 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆256Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆183Updated 8 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆219Updated 6 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆111Updated 7 years ago
- Small-scale Tensor Processing Unit built on an FPGA☆199Updated 6 years ago
- ☆248Updated 4 years ago
- ☆709Updated 2 months ago