A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
☆452Dec 2, 2019Updated 6 years ago
Alternatives and similar repositories for AccDNN
Users that are interested in AccDNN are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆230Apr 22, 2019Updated 7 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆392Jan 20, 2025Updated last year
- ☆74Mar 22, 2020Updated 6 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆202Dec 15, 2017Updated 8 years ago
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆213Jun 25, 2020Updated 6 years ago
- This is originally a collection of papers on neural network accelerators. Now it's more like my selection of research on deep learning an…☆2,134Mar 30, 2026Updated 7 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆249Dec 8, 2022Updated 3 years ago
- ☆246Jun 21, 2022Updated 4 years ago
- ☆386May 11, 2023Updated 3 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆236Apr 13, 2026Updated 6 months ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆340Jul 9, 2019Updated 7 years ago
- Berkeley's Spatial Array Generator☆1,535Updated this week
- ☆35Mar 1, 2019Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆274May 6, 2023Updated 3 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆342Jan 20, 2025Updated last year
- ☆73Feb 16, 2023Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆68Sep 24, 2021Updated 5 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆151Dec 25, 2019Updated 6 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆18Jan 30, 2023Updated 3 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆303Sep 2, 2026Updated last month
- 🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*☆22May 27, 2024Updated 2 years ago
- Dataflow compiler for QNN inference on FPGAs☆1,085Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆583Jan 5, 2019Updated 7 years ago
- An Open Source Deep Learning Inference Engine Based on FPGA☆164Jan 29, 2021Updated 5 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆292Dec 5, 2019Updated 6 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆178Mar 12, 2026Updated 7 months ago
- NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network☆367Oct 17, 2023Updated 3 years ago
- RTL implementation of Flex-DPE.☆119Feb 22, 2020Updated 6 years ago
- ☆69May 6, 2020Updated 6 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,394Feb 14, 2022Updated 4 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆241Dec 22, 2025Updated 10 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Vitis HLS Library for FINN☆229Oct 19, 2026Updated last week
- ☆71Apr 30, 2025Updated last year
- Open, Modular, Deep Learning Accelerator☆371Apr 10, 2024Updated 2 years ago
- Try the active community-maintained version with binary releases at https://github.com/tuna/tapa . This is the UCLA publication version.☆194Aug 11, 2026Updated 2 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 3 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆179May 26, 2025Updated last year
- Machine learning on FPGAs using HLS☆2,195Updated this week