IBM / AccDNNLinks
A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
☆429Updated 5 years ago
Alternatives and similar repositories for AccDNN
Users that are interested in AccDNN are comparing it to the libraries listed below
Sorting:
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆352Updated 6 months ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆350Updated last year
- Deep Learning Accelerator (Convolution Neural Networks)☆190Updated 7 years ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆490Updated 6 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆276Updated 5 years ago
- DPU on PYNQ☆225Updated last year
- A FPGA Based CNN accelerator, following Google's TPU V1.☆156Updated 6 years ago
- A convolutional neural network implemented in hardware (verilog)☆159Updated 7 years ago
- Implementation of CNN using Verilog☆222Updated 7 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆237Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆185Updated last year
- Vitis HLS Library for FINN☆204Updated last week
- IC implementation of Systolic Array for TPU☆263Updated 9 months ago
- FPGA/AES/LeNet/VGG16☆104Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆182Updated 8 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆156Updated last year
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆308Updated 4 years ago
- FPGA Accelerator for CNN using Vivado HLS☆318Updated 3 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆254Updated 6 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆261Updated 2 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆325Updated 6 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆219Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- ☆248Updated 4 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆111Updated 7 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 7 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆230Updated 6 years ago