UCLA-VAST / AutoBridgeLinks
[FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.
☆122Updated 2 years ago
Alternatives and similar repositories for AutoBridge
Users that are interested in AutoBridge are comparing it to the libraries listed below
Sorting:
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆173Updated this week
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆166Updated last year
- An integrated CGRA design framework☆90Updated 3 months ago
- ☆86Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆133Updated 3 weeks ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆93Updated 9 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆154Updated 2 years ago
- ☆43Updated 10 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated 2 months ago
- A DSL for Systolic Arrays☆80Updated 6 years ago
- An Open-Source Tool for CGRA Accelerators☆67Updated 2 months ago
- Next generation CGRA generator☆112Updated this week
- ☆24Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 8 years ago
- HLS-based Graph Processing Framework on FPGAs☆147Updated 2 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated last month
- Benchmarks for Accelerator Design and Customized Architectures☆125Updated 5 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆80Updated 11 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆71Updated 2 years ago
- DASS HLS Compiler☆29Updated last year
- ☆60Updated 2 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆30Updated 10 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆50Updated 3 months ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆110Updated 3 weeks ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- Public release☆53Updated 5 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆53Updated 2 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆58Updated 3 years ago