UCLA-VAST / AutoBridge
[FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.
☆121Updated last year
Related projects ⓘ
Alternatives and complementary repositories for AutoBridge
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆156Updated this week
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆117Updated last year
- An integrated CGRA design framework☆83Updated last week
- ☆87Updated 8 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆80Updated last month
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆113Updated last week
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆158Updated last year
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆135Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆48Updated 4 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆13Updated 2 years ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆96Updated last year
- An Open-Source Tool for CGRA Accelerators☆57Updated 3 months ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆95Updated last year
- A DSL for Systolic Arrays☆78Updated 5 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆71Updated 3 months ago
- Network on Chip Implementation written in SytemVerilog☆158Updated 2 years ago
- ☆38Updated 2 months ago
- A Chisel RTL generator for network-on-chip interconnects☆177Updated this week
- Benchmarks for Accelerator Design and Customized Architectures☆116Updated 4 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆123Updated this week
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆56Updated 10 months ago
- HLS-based Graph Processing Framework on FPGAs☆139Updated 2 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆110Updated 6 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆37Updated 5 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- ☆67Updated 10 years ago
- IC implementation of TPU☆87Updated 4 years ago