UCLA-VAST / AutoSA
AutoSA: Polyhedral-Based Systolic Array Compiler
☆210Updated 2 years ago
Alternatives and similar repositories for AutoSA:
Users that are interested in AutoSA are comparing it to the libraries listed below
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆118Updated 2 weeks ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆128Updated last month
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆164Updated this week
- A scalable High-Level Synthesis framework on MLIR☆245Updated 9 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆67Updated 5 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆124Updated 8 months ago
- Repository to host and maintain scale-sim-v2 code☆263Updated this week
- Release of stream-specialization software/hardware stack.☆120Updated last year
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆140Updated last year
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆129Updated this week
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆178Updated 4 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 6 months ago
- RTL implementation of Flex-DPE.☆97Updated 4 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆84Updated 4 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆133Updated 2 weeks ago
- Benchmarks for Accelerator Design and Customized Architectures☆117Updated 4 years ago
- PyTorch model to RTL flow for low latency inference☆125Updated 11 months ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆207Updated 10 months ago
- An integrated CGRA design framework☆85Updated 3 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆123Updated 2 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated this week
- A pre-RTL, power-performance model for fixed-function accelerators☆174Updated last year
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆331Updated 10 months ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆60Updated 5 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆229Updated 2 years ago
- Vitis HLS Library for FINN☆189Updated 3 weeks ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆266Updated 3 months ago
- ☆90Updated last year