UCLA-VAST / AutoSA
AutoSA: Polyhedral-Based Systolic Array Compiler
☆218Updated 2 years ago
Alternatives and similar repositories for AutoSA:
Users that are interested in AutoSA are comparing it to the libraries listed below
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆126Updated last week
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆140Updated this week
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆168Updated this week
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆164Updated last year
- A scalable High-Level Synthesis framework on MLIR☆257Updated 11 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆150Updated 2 years ago
- RTL implementation of Flex-DPE.☆99Updated 5 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆234Updated 2 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆338Updated last year
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- Repository to host and maintain scale-sim-v2 code☆290Updated last week
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆145Updated last month
- STONNE: A Simulation Tool for Neural Networks Engines☆130Updated 11 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 9 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆90Updated 7 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆136Updated 2 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆121Updated 5 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆190Updated 4 years ago
- An integrated CGRA design framework☆88Updated last month
- PyTorch model to RTL flow for low latency inference☆126Updated last year
- A pre-RTL, power-performance model for fixed-function accelerators☆176Updated last year
- A DSL for Systolic Arrays☆79Updated 6 years ago
- Fast and accurate DRAM power and energy estimation tool☆157Updated this week
- ☆44Updated last month
- Vitis HLS Library for FINN☆192Updated last week
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆213Updated last year
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆267Updated last week
- Automatic generation of FPGA-based learning accelerators for the neural network family☆66Updated 5 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆139Updated 2 months ago