UCLA-VAST / AutoSALinks
AutoSA: Polyhedral-Based Systolic Array Compiler
☆221Updated 2 years ago
Alternatives and similar repositories for AutoSA
Users that are interested in AutoSA are comparing it to the libraries listed below
Sorting:
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆170Updated this week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆129Updated last week
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆143Updated this week
- A scalable High-Level Synthesis framework on MLIR☆258Updated last year
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆152Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆91Updated 8 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆122Updated 5 years ago
- Repository to host and maintain scale-sim-v2 code☆300Updated last month
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆192Updated 4 years ago
- An Open-Source Tool for CGRA Accelerators☆65Updated last month
- RTL implementation of Flex-DPE.☆100Updated 5 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆150Updated 2 months ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆338Updated last year
- PyTorch model to RTL flow for low latency inference☆126Updated last year
- STONNE: A Simulation Tool for Neural Networks Engines☆132Updated last year
- An integrated CGRA design framework☆88Updated 2 months ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆176Updated last year
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆237Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 10 months ago
- Vitis HLS Library for FINN☆197Updated last week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- GPGPU supporting RISCV-V, developed with verilog HDL☆101Updated 3 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆138Updated last week
- A matrix extension proposal for AI applications under RISC-V architecture☆148Updated 3 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆269Updated last month
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆217Updated last year