UCLA-VAST / AutoSALinks
AutoSA: Polyhedral-Based Systolic Array Compiler
☆225Updated 2 years ago
Alternatives and similar repositories for AutoSA
Users that are interested in AutoSA are comparing it to the libraries listed below
Sorting:
- A scalable High-Level Synthesis framework on MLIR☆278Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆157Updated this week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 3 months ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆174Updated last month
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆248Updated 2 years ago
- RTL implementation of Flex-DPE.☆112Updated 5 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆139Updated 3 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- PyTorch model to RTL flow for low latency inference☆131Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆149Updated 4 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆160Updated last month
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- An Open-Source Tool for CGRA Accelerators☆74Updated 3 weeks ago
- An integrated CGRA design framework☆91Updated 6 months ago
- Repository to host and maintain SCALE-Sim code☆349Updated last month
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆232Updated last year
- ☆59Updated 6 months ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆104Updated 5 months ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆201Updated 5 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆341Updated last year
- A DSL for Systolic Arrays☆81Updated 6 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆113Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated 3 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- ☆97Updated last year