UCLA-VAST / AutoSALinks
AutoSA: Polyhedral-Based Systolic Array Compiler
☆224Updated 2 years ago
Alternatives and similar repositories for AutoSA
Users that are interested in AutoSA are comparing it to the libraries listed below
Sorting:
- A scalable High-Level Synthesis framework on MLIR☆282Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆175Updated 2 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 4 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆157Updated this week
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆162Updated 2 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆140Updated 4 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆150Updated 5 months ago
- PyTorch model to RTL flow for low latency inference☆130Updated last year
- An Open-Source Tool for CGRA Accelerators☆74Updated last month
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆250Updated 3 years ago
- RTL implementation of Flex-DPE.☆113Updated 5 years ago
- An integrated CGRA design framework☆91Updated 7 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆78Updated 6 years ago
- Repository to host and maintain SCALE-Sim code☆358Updated 2 weeks ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆236Updated last year
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- ☆60Updated 7 months ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆201Updated 5 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆49Updated 2 months ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆341Updated last year
- A DSL for Systolic Arrays☆82Updated 6 years ago
- Tool for optimize CNN blocking☆93Updated 5 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆130Updated 5 years ago
- ☆101Updated last year
- A pre-RTL, power-performance model for fixed-function accelerators☆180Updated last year
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆113Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆60Updated 3 months ago