UCLA-VAST / AutoSALinks
AutoSA: Polyhedral-Based Systolic Array Compiler
☆221Updated 2 years ago
Alternatives and similar repositories for AutoSA
Users that are interested in AutoSA are comparing it to the libraries listed below
Sorting:
- A scalable High-Level Synthesis framework on MLIR☆266Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆148Updated this week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆135Updated last month
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆173Updated this week
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆154Updated last week
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆154Updated 2 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆239Updated 2 years ago
- RTL implementation of Flex-DPE.☆107Updated 5 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆135Updated last month
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆146Updated 2 months ago
- PyTorch model to RTL flow for low latency inference☆130Updated last year
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆94Updated 10 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆166Updated last year
- ☆56Updated 4 months ago
- An Open-Source Tool for CGRA Accelerators☆67Updated 3 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆76Updated 6 years ago
- Repository to host and maintain scale-sim-v2 code☆321Updated 3 months ago
- An integrated CGRA design framework☆90Updated 4 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago
- A DSL for Systolic Arrays☆80Updated 6 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆67Updated 5 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆110Updated 2 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆190Updated 4 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆177Updated last year
- Tool for optimize CNN blocking☆94Updated 5 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆221Updated last year
- ☆92Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆81Updated last year