This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented with dataflow and DDR3 access with HLS. The Cortex A9 will print the result via UART and check the result by comparing the data with the one from CPU compuation
☆21Sep 3, 2019Updated 7 years ago
Alternatives and similar repositories for Zynq_HLS_DDR_Dataflow_kernel_2mm
Users that are interested in Zynq_HLS_DDR_Dataflow_kernel_2mm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Oct 30, 2018Updated 7 years ago
- The template for VLSI project☆27May 10, 2019Updated 7 years ago
- A MyHDL library of basic design components, e.g. memory, fifo, multiplexor, de-multiplexor, arbiter, etc.☆18Feb 20, 2020Updated 6 years ago
- FPGA and CPU-Based power system's simulator☆22Apr 7, 2021Updated 5 years ago
- Open source FPGA-based NIC and platform for in-network compute☆18May 22, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆15Oct 27, 2024Updated last year
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 7 months ago
- (under construction) Experimental circuit design for FPGA based PCIe accelerator board providing emulated NVMe/PCIe device that its read/…☆28Feb 7, 2023Updated 3 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆19Jul 29, 2014Updated 12 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 13 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆18Jun 23, 2020Updated 6 years ago
- A simple low-resource usage Kalman Filter using shared resources - in MyHDL☆10Oct 7, 2024Updated 2 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆390Jan 20, 2025Updated last year
- ☆10Jul 6, 2015Updated 11 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A very simple UART implementation in MyHDL☆17Aug 21, 2014Updated 12 years ago
- A Xilinx IP Core and App for line scanner image capture and store☆12Sep 5, 2017Updated 9 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 3 years ago
- TCL framework to package Vivado IP-Cores☆13May 18, 2022Updated 4 years ago
- Floating-point matrix multiplication implementation (arbitrary precision)☆18Aug 3, 2021Updated 5 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 7 years ago
- FPGA Development toolset☆20Jun 15, 2017Updated 9 years ago
- Utilities for MyHDL☆19Dec 15, 2023Updated 2 years ago
- Global Dark Mode for ALL apps on ANY platforms.☆19Oct 3, 2023Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆28Feb 16, 2024Updated 2 years ago
- Hardware Accelerators (HwAs) constructed in Vivado HLS☆20Jul 17, 2017Updated 9 years ago
- Graph accelerator on FPGAs and ASICs☆11Aug 16, 2018Updated 8 years ago
- ☆20Aug 9, 2022Updated 4 years ago
- FPU Generator☆21Updated this week
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆31Dec 17, 2020Updated 5 years ago
- 基于RISC_V32I指令集架构的五级流水CPU☆15Sep 30, 2019Updated 7 years ago
- general-cores☆21Jul 16, 2025Updated last year
- ☆13Jan 8, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 6 years ago
- hardware library for hwt (= ipcore repo)☆45Sep 20, 2026Updated 2 weeks ago
- Normalize YouTube volume. This extension will increase the volume if it is too soft. YouTube by default will only lower the volume if it …☆21Jan 26, 2023Updated 3 years ago
- ☆14Jul 12, 2023Updated 3 years ago
- MyHDL hardware design language encased in the tasty PygMyHDL wrapper.☆19Jan 22, 2026Updated 8 months ago
- [Course] Hands-On ZYNQ: Mastering AXI4 Bus Protocol☆19Feb 22, 2020Updated 6 years ago
- DASS HLS Compiler☆30Oct 4, 2023Updated 3 years ago