Vitis HLS Library for FINN
☆224May 27, 2026Updated 2 weeks ago
Alternatives and similar repositories for finn-hlslib
Users that are interested in finn-hlslib are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Dataflow compiler for QNN inference on FPGAs☆1,008Updated this week
- Dataflow QNN inference accelerator examples on FPGAs☆259Mar 10, 2026Updated 3 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆62Nov 23, 2021Updated 4 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆385Jan 20, 2025Updated last year
- Brevitas: neural network quantization in PyTorch☆1,536Jun 9, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open Source Compiler Framework using ONNX as Frontend and IR☆33Aug 17, 2022Updated 3 years ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆20Jan 21, 2022Updated 4 years ago
- DPU on PYNQ☆248Aug 12, 2025Updated 10 months ago
- Machine learning on FPGAs using HLS☆2,020Updated this week
- ☆73Feb 16, 2023Updated 3 years ago
- ☆786Mar 20, 2026Updated 2 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆341Jan 20, 2025Updated last year
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 6 years ago
- 🧠 Benchmark facility to train networks on different datasets for PyTorch/Brevitas☆27Jan 27, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆104Jun 30, 2025Updated 11 months ago
- Train and deploy LUT-based neural networks on FPGAs☆115Jun 12, 2024Updated 2 years ago
- QONNX: Arbitrary-Precision Quantized Neural Networks in ONNX☆190Updated this week
- ☆253Oct 13, 2020Updated 5 years ago
- Quantized Neural Networks (QNNs) on PYNQ☆705Jan 4, 2022Updated 4 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆206Nov 14, 2021Updated 4 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained. Community-maintained version with binar…☆190Mar 8, 2026Updated 3 months ago
- An HLS based winograd systolic CNN accelerator☆55Jul 18, 2021Updated 4 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆902Jan 16, 2026Updated 5 months ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆339Jul 9, 2019Updated 6 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆339Apr 20, 2024Updated 2 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆173Nov 7, 2023Updated 2 years ago
- ☆30Apr 26, 2019Updated 7 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆64Nov 7, 2019Updated 6 years ago
- Jupyter notebook examples on image classification with quantized neural networks☆70May 5, 2020Updated 6 years ago
- A collection of tutorials for the fpgaConvNet framework.☆54Sep 20, 2024Updated last year
- ☆66May 6, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- AutoSA: Polyhedral-Based Systolic Array Compiler☆242Dec 8, 2022Updated 3 years ago
- A research shell for Alveo V80☆38Jun 9, 2026Updated last week
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆228Apr 22, 2019Updated 7 years ago
- FINN+ is an extended version of FINN, a dataflow compiler for QNN inference on FPGAs. It is maintained by a group of researchers at Pader…☆54Updated this week
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆149Dec 25, 2019Updated 6 years ago
- c++ version of ViT☆12Nov 13, 2022Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆101Sep 27, 2024Updated last year