Xilinx / finn-hlslibLinks
Vitis HLS Library for FINN
☆210Updated 2 months ago
Alternatives and similar repositories for finn-hlslib
Users that are interested in finn-hlslib are comparing it to the libraries listed below
Sorting:
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆371Updated 10 months ago
- DPU on PYNQ☆234Updated 3 months ago
- Dataflow QNN inference accelerator examples on FPGAs☆239Updated 3 months ago
- Convolutional Neural Network Using High Level Synthesis☆90Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆195Updated 7 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆162Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆235Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆177Updated 5 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆204Updated 5 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆226Updated 6 years ago
- ☆121Updated 5 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆113Updated 7 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆204Updated 4 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆332Updated 10 months ago
- Verilog implementation of Softmax function☆77Updated 3 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆281Updated 6 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆163Updated this week
- AMD University Program HLS tutorial☆120Updated last year
- IC implementation of Systolic Array for TPU☆309Updated last year
- Train and deploy LUT-based neural networks on FPGAs☆102Updated last year
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆72Updated 5 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆106Updated 10 months ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆176Updated 3 months ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆171Updated last year
- An FPGA Accelerator for Transformer Inference☆92Updated 3 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆211Updated last year
- Library of approximate arithmetic circuits☆61Updated 3 years ago
- An LSTM template and a few examples using Vivado HLS☆46Updated last year