Xilinx / finn-hlslibLinks
Vitis HLS Library for FINN
☆208Updated last week
Alternatives and similar repositories for finn-hlslib
Users that are interested in finn-hlslib are comparing it to the libraries listed below
Sorting:
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆366Updated 8 months ago
- DPU on PYNQ☆228Updated last month
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆232Updated last month
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆159Updated 6 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆194Updated 7 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆201Updated 3 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆201Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆172Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆227Updated 2 years ago
- AMD University Program HLS tutorial☆110Updated 11 months ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆111Updated 7 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆328Updated 8 months ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- ☆118Updated 5 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆72Updated 5 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆130Updated 7 months ago
- IC implementation of TPU☆132Updated 5 years ago
- Train and deploy LUT-based neural networks on FPGAs☆98Updated last year
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆95Updated 8 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆157Updated this week
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆174Updated last month
- A collection of tutorials for the fpgaConvNet framework.☆45Updated last year
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆152Updated 7 months ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- Verilog implementation of Softmax function☆70Updated 3 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆224Updated 6 years ago
- IC implementation of Systolic Array for TPU☆280Updated 11 months ago