UCLA-VAST / FlexCNN
☆65Updated last year
Related projects: ⓘ
- ☆32Updated 5 years ago
- HLS implemented systolic array structure☆38Updated 6 years ago
- ☆67Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆60Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- A DSL for Systolic Arrays☆73Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆46Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆34Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆62Updated last month
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆23Updated 4 years ago
- ☆20Updated last year
- Designs for finalist teams of the DAC System Design Contest☆34Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.☆28Updated last month
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- ☆23Updated 6 months ago
- ☆32Updated 2 months ago
- RTL implementation of Flex-DPE.☆84Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆26Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆34Updated this week
- A general framework for optimizing DNN dataflow on systolic array☆31Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆56Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆41Updated 3 months ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆18Updated 9 months ago
- ☆53Updated 4 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆87Updated 2 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆14Updated 6 months ago
- SAMO: Streaming Architecture Mapping Optimisation☆31Updated 11 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆77Updated last month
- ☆31Updated 3 years ago