UCLA-VAST / FlexCNNLinks
☆71Updated 2 years ago
Alternatives and similar repositories for FlexCNN
Users that are interested in FlexCNN are comparing it to the libraries listed below
Sorting:
- ☆71Updated 5 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 10 months ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- RTL implementation of Flex-DPE.☆100Updated 5 years ago
- ☆23Updated 2 years ago
- ☆33Updated 6 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- ☆41Updated 11 months ago
- ☆58Updated 5 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- ☆16Updated 3 weeks ago
- ☆27Updated 2 months ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- A general framework for optimizing DNN dataflow on systolic array☆36Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆91Updated 8 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆53Updated 2 months ago
- ☆59Updated last month
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆14Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- ☆10Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆45Updated 2 months ago
- Eyeriss chip simulator☆36Updated 5 years ago
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆32Updated 2 months ago
- ☆35Updated 4 years ago