hsharma35 / dnnweaver2Links
Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.
☆224Updated 6 years ago
Alternatives and similar repositories for dnnweaver2
Users that are interested in dnnweaver2 are comparing it to the libraries listed below
Sorting:
- Vitis HLS Library for FINN☆208Updated 3 weeks ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆332Updated 6 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆144Updated 5 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆279Updated 5 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆161Updated 6 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆201Updated 5 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆366Updated 9 months ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆164Updated 3 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆228Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆194Updated 7 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆144Updated 7 years ago
- ☆60Updated 5 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆224Updated 2 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆230Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆115Updated 4 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆236Updated last year
- Automatic generation of FPGA-based learning accelerators for the neural network family☆66Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93Updated 6 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆112Updated 7 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆201Updated 3 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆150Updated 5 months ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆433Updated 5 years ago
- ☆367Updated 2 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Updated 6 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆189Updated last year
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆330Updated 9 months ago
- A convolutional neural network implemented in hardware (verilog)☆163Updated 8 years ago
- ☆90Updated 5 years ago