Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.
☆228Apr 22, 2019Updated 7 years ago
Alternatives and similar repositories for dnnweaver2
Users that are interested in dnnweaver2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simulator for BitFusion☆102Aug 6, 2020Updated 5 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆450Dec 2, 2019Updated 6 years ago
- ☆74Mar 22, 2020Updated 6 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆69Dec 26, 2019Updated 6 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆338Jul 9, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆35Jul 9, 2020Updated 5 years ago
- Dataflow compiler for QNN inference on FPGAs☆977Updated this week
- Caffe to VHDL☆68Jun 17, 2020Updated 5 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆148Dec 25, 2019Updated 6 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆384Jan 20, 2025Updated last year
- Explore the energy-efficient dataflow scheduling for neural networks.☆236Apr 13, 2026Updated 3 weeks ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,376Feb 14, 2022Updated 4 years ago
- Vitis HLS Library for FINN☆221Feb 25, 2026Updated 2 months ago
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆19Jan 17, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- This is originally a collection of papers on neural network accelerators. Now it's more like my selection of research on deep learning an…☆2,086Mar 30, 2026Updated last month
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93May 25, 2019Updated 6 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆53Jan 2, 2025Updated last year
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆131Jun 27, 2023Updated 2 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆774May 26, 2017Updated 8 years ago
- ☆35Mar 1, 2019Updated 7 years ago
- Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks☆623Jan 3, 2020Updated 6 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Oct 1, 2022Updated 3 years ago
- ☆29Jun 10, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆54Mar 24, 2024Updated 2 years ago
- ☆379May 11, 2023Updated 2 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆115Feb 22, 2021Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆23Aug 10, 2018Updated 7 years ago
- MAERI public release☆31Sep 8, 2021Updated 4 years ago
- ☆28Dec 12, 2022Updated 3 years ago
- ☆19Mar 21, 2023Updated 3 years ago
- RTL implementation of Flex-DPE.☆116Feb 22, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 6 years ago
- ☆32Aug 21, 2021Updated 4 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆99Oct 2, 2021Updated 4 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆912Jul 29, 2024Updated last year
- MAESTRO binary release☆22Nov 14, 2019Updated 6 years ago
- The second place winner for DAC-SDC 2020☆100Apr 23, 2022Updated 4 years ago
- An Eyeriss Chip (researched by MIT, a CNN accelerator) simulator and New DNN framework "Hive"☆224Dec 22, 2020Updated 5 years ago