hsharma35 / dnnweaver2
Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.
☆209Updated 6 years ago
Alternatives and similar repositories for dnnweaver2:
Users that are interested in dnnweaver2 are comparing it to the libraries listed below
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆303Updated 4 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆324Updated 5 years ago
- Vitis HLS Library for FINN☆192Updated this week
- A FPGA Based CNN accelerator, following Google's TPU V1.☆149Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆178Updated 7 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆160Updated 3 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆189Updated 4 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆268Updated 5 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆164Updated last year
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆337Updated 3 months ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆225Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆111Updated 7 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆141Updated 7 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆112Updated 4 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆181Updated 8 years ago
- ☆351Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆136Updated 2 months ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆108Updated 6 years ago
- FPGA Accelerator for CNN using Vivado HLS☆317Updated 3 years ago
- A convolutional neural network implemented in hardware (verilog)☆157Updated 7 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆221Updated 4 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆66Updated 5 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆137Updated 5 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆337Updated last year
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆266Updated 5 months ago
- Xilinx Deep Learning IP☆91Updated 3 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆218Updated 2 years ago
- ☆246Updated 4 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆155Updated 5 years ago