hsharma35 / dnnweaver2
Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.
☆208Updated 5 years ago
Alternatives and similar repositories for dnnweaver2:
Users that are interested in dnnweaver2 are comparing it to the libraries listed below
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆303Updated 4 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆135Updated 5 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆266Updated 5 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆325Updated 5 years ago
- Vitis HLS Library for FINN☆190Updated this week
- Deep Learning Accelerator (Convolution Neural Networks)☆176Updated 7 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 3 years ago
- DPU on PYNQ☆211Updated last year
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆184Updated 4 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆139Updated 7 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆226Updated 6 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆133Updated 5 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆179Updated 8 years ago
- A convolutional neural network implemented in hardware (verilog)☆157Updated 7 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆212Updated 2 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆220Updated 4 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆329Updated last month
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆134Updated 3 weeks ago
- ☆246Updated 4 years ago
- PYNQ, Neural network Language model, Overlay☆106Updated 5 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆165Updated this week
- ☆345Updated last year
- ☆88Updated 4 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆109Updated 7 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆111Updated 4 years ago
- Convolutional Neural Network Using High Level Synthesis☆86Updated 4 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆63Updated 5 years ago
- FPGA Accelerator for CNN using Vivado HLS☆312Updated 3 years ago