hsharma35 / dnnweaver2Links
Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.
☆216Updated 6 years ago
Alternatives and similar repositories for dnnweaver2
Users that are interested in dnnweaver2 are comparing it to the libraries listed below
Sorting:
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆325Updated 6 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆308Updated 4 years ago
- Vitis HLS Library for FINN☆202Updated 3 weeks ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆273Updated 5 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆349Updated 5 months ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆139Updated 5 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆144Updated 7 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆197Updated 5 years ago
- ☆355Updated 2 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆162Updated 3 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆156Updated 5 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆144Updated last month
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆228Updated 6 years ago
- ☆89Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆188Updated 7 years ago
- PYNQ, Neural network Language model, Overlay☆109Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆166Updated last year
- Automatic generation of FPGA-based learning accelerators for the neural network family☆67Updated 5 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆423Updated 5 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆218Updated last year
- Explore the energy-efficient dataflow scheduling for neural networks.☆225Updated 4 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆261Updated 2 years ago
- DPU on PYNQ☆224Updated last year
- A pre-RTL, power-performance model for fixed-function accelerators☆177Updated last year
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 6 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆200Updated 3 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago