Alternatives and similar repositories for Sextans

Users that are interested in Sextans are comparing it to the libraries listed below

• linghaosong / Serpens

  View on GitHub
  An HBM FPGA based SpMV Accelerator
  ☆17Aug 29, 2024Updated last year
• lsq314 / SpMM_TCAD

  View on GitHub
  ☆20Sep 17, 2024Updated last year
• UCLA-VAST / tapa

  View on GitHub
  TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.
  ☆180Aug 16, 2025Updated 5 months ago
• cornell-zhang / HiSparse

  View on GitHub
  High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS
  ☆95Sep 27, 2024Updated last year
• UCLA-VAST / Serpens

  View on GitHub
  Serpens is an HBM FPGA accelerator for SpMV
  ☆22Jul 26, 2024Updated last year
• SFU-HiAccel / HiSpMV

  View on GitHub
  [TRETS 2025][FPGA 2024] FPGA Accelerator for Imbalanced SpMV using HLS
  ☆20Aug 24, 2025Updated 5 months ago
• xliu0709 / WinoCNN

  View on GitHub
  An HLS based winograd systolic CNN accelerator
  ☆54Jul 18, 2021Updated 4 years ago
• UCLA-VAST / FlexCNN

  View on GitHub
  ☆72Feb 16, 2023Updated 2 years ago
• UCLA-VAST / AutoBridge

  View on GitHub
  [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.
  ☆127Jan 3, 2023Updated 3 years ago
• elliothe / N3H_Core

  View on GitHub
  [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores
  ☆11Dec 16, 2021Updated 4 years ago
• pgroupATusc / GraphACT

  View on GitHub
  Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".
  ☆12Jun 25, 2020Updated 5 years ago
• spcl / gemm_hls

  View on GitHub
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆374Jan 20, 2025Updated last year
• UCLA-VAST / RapidStream

  View on GitHub
  [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.
  ☆128Dec 20, 2022Updated 3 years ago
• georgia-tech-synergy-lab / hardtaco-hls

  View on GitHub
  HLS project modeling various sparse accelerators.
  ☆12Jan 11, 2022Updated 4 years ago
• arc-research-lab / CHARM

  View on GitHub
  CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture
  ☆163Updated this week
• spcl / apfp

  View on GitHub
  FPGA acceleration of arbitrary precision floating point computations.
  ☆40May 17, 2022Updated 3 years ago
• GATECH-EIC / DNN-Chip-Predictor

  View on GitHub
  [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…
  ☆25Oct 1, 2022Updated 3 years ago
• hqjenny / CoDeNet

  View on GitHub
  ☆19Mar 17, 2021Updated 4 years ago
• UCLA-VAST / heterohalide

  View on GitHub
  HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration
  ☆15Sep 14, 2020Updated 5 years ago
• AlbertoParravicini / approximate-spmv-topk

  View on GitHub
  Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"
  ☆16Aug 29, 2021Updated 4 years ago
• Xilinx / merlin-compiler

  View on GitHub
  ☆60Aug 4, 2023Updated 2 years ago
• UCLA-VAST / splag

  View on GitHub
  Accelerating SSSP for power-law graphs using an FPGA.
  ☆23Mar 29, 2022Updated 3 years ago
• cornell-zhang / GraphLily

  View on GitHub
  A graph linear algebra overlay
  ☆51Apr 26, 2023Updated 2 years ago
• Licheng-Guo / vivado-hls-broadcast-optimization

  View on GitHub
  [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency
  ☆32Feb 17, 2021Updated 4 years ago
• Sibylau / HLS_designs

  View on GitHub
  Systolic array implementations for Cholesky, LU, and QR decomposition
  ☆48Nov 12, 2024Updated last year
• ucb-bar / gemmini-rocc-tests

  View on GitHub
  Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator
  ☆62Jun 27, 2025Updated 7 months ago
• GraphSAINT / GraphACT

  View on GitHub
  [FPGA 2020] Open sourced implementation for the ACM/SIGDA FPGA '20 paper titled "GraphACT: Accelerating GCN Training on CPU-FPGA Heteroge…
  ☆19Mar 6, 2021Updated 4 years ago
• diwu1990 / uSystolic-Sim

  View on GitHub
  A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.
  ☆84Nov 7, 2021Updated 4 years ago
• sharc-lab / GenGNN

  View on GitHub
  ☆37Jan 20, 2022Updated 4 years ago
• ic-lab-duth / FusedGCN4HLS

  View on GitHub
  Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis
  ☆23Jul 29, 2022Updated 3 years ago
• UCLA-VAST / AutoSA

  View on GitHub
  AutoSA: Polyhedral-Based Systolic Array Compiler
  ☆237Dec 8, 2022Updated 3 years ago
• Blaok / fpga-runtime

  View on GitHub
  ☆13Aug 1, 2024Updated last year
• PolyArch / dsa-framework

  View on GitHub
  Release of stream-specialization software/hardware stack.
  ☆120May 5, 2023Updated 2 years ago
• cornell-zhang / heterocl

  View on GitHub
  HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)
  ☆341Apr 20, 2024Updated last year
• UCLA-VAST / AutoDSE

  View on GitHub
  ACM TODAES Best Paper Award, 2022
  ☆32Oct 24, 2023Updated 2 years ago
• GraphSAINT / GNN-ARCH

  View on GitHub
  [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)
  ☆43Mar 30, 2021Updated 4 years ago
• sharc-lab / FPGA_ECE8893

  View on GitHub
  ☆45Jan 28, 2026Updated 2 weeks ago
• PSCLab-ASU / Systolic-CNN

  View on GitHub
  ☆17Feb 13, 2021Updated 5 years ago
• maeri-project / MAERI_bsv

  View on GitHub
  MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)
  ☆67Sep 24, 2021Updated 4 years ago